
Altera Corporation
2–31
January 2008
Stratix II Device Handbook, Volume 2
TriMatrix Embedded Memory Blocks in Stratix II and Stratix II GX Devices
Figure 2–19. Stratix II and Stratix II GX Single-Clock Mode in Single-Port Mode
(1)
Violating the setup or hold time on the memory block address registers could corrupt the memory contents. This
applies to both read and write operations.
(2)
Family Data Sheet (volume 1) of the Stratix II GX Device Handbook for more information on the MultiTrack
interconnect.
Designing With
TriMatrix
Memory
When instantiating TriMatrix memory, it is important to understand the
features that set it apart from other memory architectures. The following
sections describe the unique attributes and functionality of TriMatrix
memory.
Selecting TriMatrix Memory Blocks
The Quartus II software automatically partitions user-defined memory
into embedded memory blocks using the most efficient size
combinations. The memory can also be manually assigned to a specific
selecting a TriMatrix memory block size based on supported features.
6
D
ENA
Q
D
ENA
Q
D
ENA
Q
D
ENA
Q
data[ ]
address[ ]
Memory Block
256 16
512 8
1,024 4
2,048 2
4,096 1
Data In
Address
Write Enable
Data Out
enable
clock
wren
6 LAB Row
Clocks
To MultiTrack
Interconnect (2)
D
ENA
Q
byteena[ ]
Byte Enable
Write
Pulse
Generator
addressstall
Address
Clock Enable