參數(shù)資料
型號: EP2AGX95EF35C6
廠商: Altera
文件頁數(shù): 32/90頁
文件大?。?/td> 0K
描述: IC ARRIA II GX FPGA 95K 1152FBGA
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 3
系列: Arria II GX
LAB/CLB數(shù): 3747
邏輯元件/單元數(shù): 89178
RAM 位總計: 6839296
輸入/輸出數(shù): 452
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 1152-BBGA
供應(yīng)商設(shè)備封裝: 1152-FBGA(27x27)
1–30
Chapter 1: Device Datasheet for Arria II Devices
Switching Characteristics
December 2013
Altera Corporation
Receiver DC Coupling
Support
For more information about receiver DC coupling support, refer to the
“DC-Coupled Links” section in the Transceiver Architecture for Arria II
Devices chapter.
Differential on-chip
termination resistors
85
setting
85 ± 20%
100
setting
100 ± 20%
120
setting
120 ± 20%
150-
setting
150 ± 20%
Differential and common
mode return loss
PCIe (Gen 1 and
Gen 2),
XAUI,
HiGig+,
CEI SR/LR,
SRIO SR/LR,
CPRI LV/HV,
OBSAI,
SATA
Compliant
Programmable PPM
detector (9)
± 62.5, 100, 125, 200, 250, 300, 500, 1,000
ppm
Run length
200
200
UI
Programmable equalization
16
16
dB
tLTR (10)
——
75
75
s
tLTR_LTD_Manual (11)
—15
15
s
tLTD_Manual (12)
4000
4000
ns
tLTD_Auto (13)
4000
4000
ns
Receiver CDR
3 dB Bandwidth in
lock-to-data (LTD) mode
PCIe Gen1
2.0 - 3.5
MHz
PCIe Gen2
40 - 65
MHz
(OIF) CEI PHY at
6.375 Gbps
20 - 35
MHz
XAUI
10 - 18
MHz
SRIO 1.25 Gbps
10 - 18
MHz
SRIO 2.5 Gbps
10 - 18
MHz
SRIO 3.125 Gbps
6 - 10
MHz
GIGE
6 - 10
MHz
SONET OC12
3 - 6
MHz
SONET OC48
14 - 19
MHz
Receiver buffer and CDR
offset cancellation time (per
channel)
17000
17000
recon
fig_
clk
cycles
Programmable DC gain
DC Gain Setting = 0
0
0
dB
DC Gain Setting = 1
3
3
dB
DC Gain Setting = 2
6
6
dB
Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 3 of 5)
Symbol/
Description
Conditions
–C3 and –I3 (1)
–C4 and –I4
Unit
Min
Typ
Max
Min
Typ
Max
相關(guān)PDF資料
PDF描述
ESC36DTEN CONN EDGECARD 72POS .100 EYELET
EP1S25F1020C7 IC STRATIX FPGA 25K LE 1020-FBGA
EP2AGX65DF25I3N IC ARRIA II GX FPGA 65K 572FBGA
AGM36DTAN CONN EDGECARD 72POS R/A .156 SLD
EP4SGX70DF29C4 IC STRATIX IV FPGA 70K 780FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP2AGX95EF35C6ES 制造商:Altera Corporation 功能描述:FPGA Arria
EP2AGX95EF35C6N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 3747 LABs 452 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX95EF35C6NES 制造商:Altera Corporation 功能描述:FPGA Arria
EP2AGX95EF35I3 功能描述:IC ARRIA II GX FPGA 95K 1152FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Arria II GX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
EP2AGX95EF35I3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 3747 LABs 452 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256