參數(shù)資料
型號: EP20K60ERC208
廠商: ALTERA CORP
元件分類: PLD
英文描述: LOADABLE PLD, PQFP208
封裝: 30.40 X 30.40 MM, 0.50 MM PITCH, RQFP-208
文件頁數(shù): 105/114頁
文件大?。?/td> 4116K
代理商: EP20K60ERC208
IGLOO nano DC and Switching Characteristics
2- 76
Advance v0.2
Table 2-97 RAM512X18
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V
Parameter
Description
Std.
Units
tAS
Address setup time
1.53
ns
tAH
Address hold time
0.29
ns
tENS
REN_B, WEN_B setup time
1.36
ns
tENH
REN_B, WEN_B hold time
0.15
ns
tDS
Input data (DI) setup time
1.33
ns
tDH
Input data (DI) hold time
0.66
ns
tCKQ1
Clock HIGH to new data valid on DO (output retained, WMODE = 0)
7.88
ns
tCKQ2
Clock HIGH to new data valid on DO (pipelined)
3.20
ns
tC2CRWH
Address collision clk-to-clk delay for reliable read access after write on same address;
applicable to opening edge
0.87
ns
tC2CWRH
Address collision clk-to-clk delay for reliable write access after read on same address;
applicable to opening edge
1.04
ns
tRSTBQ
RESET_B LOW to data out LOW on DO (flow through)
3.86
ns
RESET_B LOW to data out LOW on DO (pipelined)
3.86
ns
tREMRSTB
RESET_B removal
1.12
ns
tRECRSTB
RESET_B recovery
5.93
ns
tMPWRSTB
RESET_B minimum pulse width
1.18
ns
tCYC
Clock cycle time
10.90
ns
FMAX
Maximum frequency
92
MHz
Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating
values.
相關(guān)PDF資料
PDF描述
EP20K60ERC240 LOADABLE PLD, PQFP240
EP20K60ETC144 LOADABLE PLD, PQFP144
EP2645ETTS-33.178MTR CRYSTAL OSCILLATOR, CLOCK, 33.178 MHz, HCMOS OUTPUT
EP2600ETPD-FREQ1TR CRYSTAL OSCILLATOR, CLOCK, 1 MHz - 50 MHz, HCMOS OUTPUT
EP2600ETPD-FREQ1 CRYSTAL OSCILLATOR, CLOCK, 1 MHz - 50 MHz, HCMOS OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K60ERC208-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60ERC208-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60ERC208-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60ERC240-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60ERC240-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA