參數資料
型號: EP20K60EQI208-2ES
元件分類: 電源監(jiān)測
英文描述: Dual Voltage Monitor with Intergrated CPU Supervisor
中文描述: 雙電壓監(jiān)視器集成CPU監(jiān)控
文件頁數: 37/114頁
文件大?。?/td> 1623K
代理商: EP20K60EQI208-2ES
Altera Corporation
29
APEX 20K Programmable Logic Device Family Data Sheet
Figure 16. APEX 20K Parallel Expanders
Embedded
System Block
The ESB can implement various types of memory blocks, including
dual-port RAM, ROM, FIFO, and CAM blocks. The ESB includes input
and output registers; the input registers synchronize writes, and the
output registers can pipeline designs to improve system performance. The
ESB offers a dual-port mode, which supports simultaneous reads and
writes at two different clock frequencies. Figure 17 shows the ESB block
diagram.
Figure 17. ESB Block Diagram
32 Signals from
Local Interconnect
To Next
Macrocell
From
Previous
Macrocell
Product-
Term
Select
Matrix
Product-
Term
Select
Matrix
Macrocell
Product-
Term Logic
Macrocell
Product-
Term Logic
Parallel Expander
Switch
Parallel Expander
Switch
wraddress[]
data[]
wren
inclock
inclocken
inaclr
rdaddress[]
q[]
rden
outclock
outclocken
outaclr
相關PDF資料
PDF描述
EP20K60ERI240-1ES FPGA
EP20K60ERI240-2ES FPGA
EP20K60ERI240-3ES FPGA
EP20K60ETC144-1ES FPGA
EP20K60ETC144-2ES FPGA
相關代理商/技術參數
參數描述
EP20K60EQI208-2X 制造商:Rochester Electronics LLC 功能描述:- Bulk
EP20K60EQI208-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60EQI240-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60EQI240-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60EQI240-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA