<small id="yhtt3"></small><dl id="yhtt3"><menuitem id="yhtt3"></menuitem></dl>
<pre id="yhtt3"><span id="yhtt3"></span></pre>
<label id="yhtt3"></label>
<pre id="yhtt3"><strike id="yhtt3"><delect id="yhtt3"></delect></strike></pre>
  • <small id="yhtt3"><label id="yhtt3"></label></small>
    <nobr id="yhtt3"><menu id="yhtt3"></menu></nobr>
    <input id="yhtt3"><span id="yhtt3"></span></input>
    <label id="yhtt3"><menuitem id="yhtt3"></menuitem></label>
    <nobr id="yhtt3"><strike id="yhtt3"><tr id="yhtt3"></tr></strike></nobr>
  • 參數(shù)資料
    型號(hào): EP20K600EFI672-2ES
    英文描述: FPGA
    中文描述: FPGA的
    文件頁(yè)數(shù): 80/114頁(yè)
    文件大?。?/td> 1623K
    代理商: EP20K600EFI672-2ES
    第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)當(dāng)前第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
    68
    Altera Corporation
    APEX 20K Programmable Logic Device Family Data Sheet
    1
    For DC Operating Specifications on APEX 20KE I/O standards,
    please refer to Application Note 117 (Using Selectable I/O Standards
    in Altera Devices).
    Notes to tables:
    (1)
    See the Operating Requirements for Altera Devices Data Sheet.
    (2)
    Minimum DC input is –0.5 V. During transitions, the inputs may undershoot to –0.5 V or overshoot to 4.6 V for
    input currents less than 100 mA and periods shorter than 20 ns.
    (3)
    Numbers in parentheses are for industrial-temperature-range devices.
    (4)
    Maximum VCC rise time is 100 ms, and VCC must rise monotonically.
    (5)
    All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before VCCINT and VCCIO are
    powered.
    (6)
    Typical values are for TA = 25° C, VCCINT = 1.8 V, and VCCIO = 1.8V, 2.5V or 3.3V.
    (7)
    These values are specified under the APEX 20KE device recommended operating conditions, shown in Table 28 on
    (8)
    The APEX 20KE input buffers are compatible with 1.8-V, 2.5-V and 3.3-V (LVTTL and LVCMOS) signals.
    Additionally, the input buffers are 3.3-V PCI compliant. Input buffers also meet specifications for GTL+, CTT, AGP,
    SSTL-2, SSTL-3, and HSTL.
    (9)
    The IOH parameter refers to high-level TTL, PCI, or CMOS output current.
    (10) The IOL parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins
    as well as output pins.
    (11) This value is specified for normal device operation. The value may vary during power-up.
    (12) Pin pull-up resistance values will be lower if an external source drives the pin higher than VCCIO.
    (13) Capacitance is sample-tested only.
    Figure 33 shows the relationship between VCCIO and VCCINT for 3.3-V PCI
    compliance on APEX 20K devices.
    Table 34. APEX 20KE Device Capacitance
    Symbol
    Parameter
    Conditions
    Min
    Max
    Unit
    CIN
    Input capacitance
    VIN = 0 V, f = 1.0 MHz
    8
    pF
    CINCLK
    Input capacitance on dedicated
    clock pin
    VIN = 0 V, f = 1.0 MHz
    12
    pF
    COUT
    Output capacitance
    VOUT = 0 V, f = 1.0 MHz
    8
    pF
    相關(guān)PDF資料
    PDF描述
    EP20K600EFI672-3ES FPGA
    EP20K60EBC356-1ES FPGA
    EP20K60EFI144-3ES FPGA
    EP20K60EFI324-1ES FPGA
    EP20K60EFI324-2ES FPGA
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    EP20K600EFI672-2X 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 CPLD - APEX 20K 2432 Macros 508 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP20K600EFI672-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
    EP20K60E 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device Family
    EP20K60EBC356-1 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 CPLD - APEX 20K 256 Macro 196 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP20K60EBC356-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA