鍨嬭櫉(h脿o)锛� | EP20K400EBC652-3N |
寤犲晢锛� | Altera |
鏂囦欢闋佹暩(sh霉)锛� | 6/117闋� |
鏂囦欢澶�?銆�?/td> | 0K |
鎻忚堪锛� | IC APEX 20KE FPGA 400K 652-BGA |
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� | Three Reasons to Use FPGA's in Industrial Designs |
妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 12 |
绯诲垪锛� | APEX-20K® |
LAB/CLB鏁�(sh霉)锛� | 1664 |
閭忚集鍏冧欢/鍠厓鏁�(sh霉)锛� | 16640 |
RAM 浣嶇附瑷�(j矛)锛� | 212992 |
杓稿叆/杓稿嚭鏁�(sh霉)锛� | 488 |
闁€鏁�(sh霉)锛� | 1052000 |
闆绘簮闆诲锛� | 1.71 V ~ 1.89 V |
瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
宸ヤ綔婧害锛� | 0°C ~ 85°C |
灏佽/澶栨锛� | 652-BGA |
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 652-BGA锛�45x45锛� |
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
---|---|
207252-2 | CONN D-SUB PLUG 9POS CRIMP |
EP20K400EBC652-3 | IC APEX 20KE FPGA 400K 652-BGA |
EP2AGX65CU17C6 | IC ARRIA II GX FPGA 65K 358UBGA |
M1AFS1500-FG676I | IC FPGA 8MB FLASH 1.5M 676-FBGA |
M1AFS1500-FGG676I | IC FPGA 8MB FLASH 1.5M 676-FBGA |
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
---|---|
EP20K400EBI652-1ES | 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:FPGA |
EP20K400EBI652-2ES | 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:FPGA |
EP20K400EBI652-2X | 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄e垪 CPLD - APEX 20K 1664 Macros 488 IO RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏�(n猫i)宓屽紡濉奟AM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:FBGA-256 |
EP20K400EBI652-3ES | 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:FPGA |
EP20K400EFC672-1 | 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄e垪 CPLD - APEX 20K 1664 Macros 488 IO RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏�(n猫i)宓屽紡濉奟AM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:FBGA-256 |