Table 92. EP20K600E fMAX
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� EP20K100FC324-1
寤犲晢锛� Altera
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 7/117闋�(y猫)
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC APEX 20K FPGA 100K 208-PQFP
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� Three Reasons to Use FPGA's in Industrial Designs
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 84
绯诲垪锛� APEX-20K®
LAB/CLB鏁�(sh霉)锛� 416
閭忚集鍏冧欢/鍠厓鏁�(sh霉)锛� 4160
RAM 浣嶇附瑷�(j矛)锛� 53248
杓稿叆/杓稿嚭鏁�(sh霉)锛� 252
闁€鏁�(sh霉)锛� 263000
闆绘簮闆诲锛� 2.375 V ~ 2.625 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
宸ヤ綔婧害锛� 0°C ~ 85°C
灏佽/澶栨锛� 324-BGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 324-FBGA锛�19x19锛�
绗�1闋�(y猫)绗�2闋�(y猫)绗�3闋�(y猫)绗�4闋�(y猫)绗�5闋�(y猫)绗�6闋�(y猫)鐣�(d膩ng)鍓嶇7闋�(y猫)绗�8闋�(y猫)绗�9闋�(y猫)绗�10闋�(y猫)绗�11闋�(y猫)绗�12闋�(y猫)绗�13闋�(y猫)绗�14闋�(y猫)绗�15闋�(y猫)绗�16闋�(y猫)绗�17闋�(y猫)绗�18闋�(y猫)绗�19闋�(y猫)绗�20闋�(y猫)绗�21闋�(y猫)绗�22闋�(y猫)绗�23闋�(y猫)绗�24闋�(y猫)绗�25闋�(y猫)绗�26闋�(y猫)绗�27闋�(y猫)绗�28闋�(y猫)绗�29闋�(y猫)绗�30闋�(y猫)绗�31闋�(y猫)绗�32闋�(y猫)绗�33闋�(y猫)绗�34闋�(y猫)绗�35闋�(y猫)绗�36闋�(y猫)绗�37闋�(y猫)绗�38闋�(y猫)绗�39闋�(y猫)绗�40闋�(y猫)绗�41闋�(y猫)绗�42闋�(y猫)绗�43闋�(y猫)绗�44闋�(y猫)绗�45闋�(y猫)绗�46闋�(y猫)绗�47闋�(y猫)绗�48闋�(y猫)绗�49闋�(y猫)绗�50闋�(y猫)绗�51闋�(y猫)绗�52闋�(y猫)绗�53闋�(y猫)绗�54闋�(y猫)绗�55闋�(y猫)绗�56闋�(y猫)绗�57闋�(y猫)绗�58闋�(y猫)绗�59闋�(y猫)绗�60闋�(y猫)绗�61闋�(y猫)绗�62闋�(y猫)绗�63闋�(y猫)绗�64闋�(y猫)绗�65闋�(y猫)绗�66闋�(y猫)绗�67闋�(y猫)绗�68闋�(y猫)绗�69闋�(y猫)绗�70闋�(y猫)绗�71闋�(y猫)绗�72闋�(y猫)绗�73闋�(y猫)绗�74闋�(y猫)绗�75闋�(y猫)绗�76闋�(y猫)绗�77闋�(y猫)绗�78闋�(y猫)绗�79闋�(y猫)绗�80闋�(y猫)绗�81闋�(y猫)绗�82闋�(y猫)绗�83闋�(y猫)绗�84闋�(y猫)绗�85闋�(y猫)绗�86闋�(y猫)绗�87闋�(y猫)绗�88闋�(y猫)绗�89闋�(y猫)绗�90闋�(y猫)绗�91闋�(y猫)绗�92闋�(y猫)绗�93闋�(y猫)绗�94闋�(y猫)绗�95闋�(y猫)绗�96闋�(y猫)绗�97闋�(y猫)绗�98闋�(y猫)绗�99闋�(y猫)绗�100闋�(y猫)绗�101闋�(y猫)绗�102闋�(y猫)绗�103闋�(y猫)绗�104闋�(y猫)绗�105闋�(y猫)绗�106闋�(y猫)绗�107闋�(y猫)绗�108闋�(y猫)绗�109闋�(y猫)绗�110闋�(y猫)绗�111闋�(y猫)绗�112闋�(y猫)绗�113闋�(y猫)绗�114闋�(y猫)绗�115闋�(y猫)绗�116闋�(y猫)绗�117闋�(y猫)
104
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Table 92. EP20K600E fMAX ESB Timing Microparameters
Symbol
-1 Speed Grade
-2 Speed Grade
-3 Speed Grade
Unit
Min
Max
Min
Max
Min
Max
tESBARC
1.67
2.39
3.11
ns
tESBSRC
2.27
3.07
3.86
ns
tESBAWC
3.19
4.56
5.93
ns
tESBSWC
3.51
4.62
5.72
ns
tESBWASU
1.46
2.08
2.70
ns
tESBWAH
0.00
ns
tESBWDSU
1.60
2.29
2.97
ns
tESBWDH
0.00
ns
tESBRASU
1.61
2.30
2.99
ns
tESBRAH
0.00
ns
tESBWESU
1.49
2.30
3.11
ns
tESBWEH
0.00
ns
tESBDATASU
-0.01
0.35
0.71
ns
tESBDATAH
0.13
ns
tESBWADDRSU
0.19
0.62
1.06
ns
tESBRADDRSU
0.25
0.71
1.17
ns
tESBDATACO1
1.01
1.19
1.37
ns
tESBDATACO2
2.18
3.12
4.05
ns
tESBDD
3.19
4.56
5.93
ns
tPD
1.57
2.25
2.92
ns
tPTERMSU
0.85
1.43
2.01
ns
tPTERMCO
1.03
1.21
1.39
ns
Table 93. EP20K600E fMAX Routing Delays
Symbol
-1 Speed Grade
-2 Speed Grade
-3 Speed Grade
Unit
Min
Max
Min
Max
Min
Max
tF1-4
0.22
0.25
0.26
ns
tF5-20
1.26
1.39
1.52
ns
tF20+
3.51
3.88
4.26
ns
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
APA450-BGG456 IC FPGA PROASIC+ 450K 456-PBGA
RMC50DRXS-S734 CONN EDGECARD 100PS DIP .100 SLD
GSC65DRYS-S734 CONN EDGECARD 130PS DIP .100 SLD
GMC65DRYS-S734 CONN EDGECARD 130PS DIP .100 SLD
EPF10K30RI240-4 IC FLEX 10K FPGA 30K 240-RQFP
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
EP20K100FC324-1ES 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:FPGA
EP20K100FC324-1V 鍔熻兘鎻忚堪:IC APEX 20K FPGA 100K 208-PQFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄e垪锛� 绯诲垪:APEX-20K® 鐢�(ch菐n)鍝佽畩鍖栭€氬憡:XC4000(E,L) Discontinuation 01/April/2002 妯�(bi膩o)婧�(zh菙n)鍖呰:24 绯诲垪:XC4000E/X LAB/CLB鏁�(sh霉):100 閭忚集鍏冧欢/鍠厓鏁�(sh霉):238 RAM 浣嶇附瑷�(j矛):3200 杓稿叆/杓稿嚭鏁�(sh霉):80 闁€鏁�(sh霉):3000 闆绘簮闆诲:4.5 V ~ 5.5 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 100°C 灏佽/澶栨:120-BCBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:120-CPGA锛�34.55x34.55锛�
EP20K100FC324-1X 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄e垪 CPLD - APEX 20K 416 Macro 252 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏�(n猫i)宓屽紡濉奟AM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:FBGA-256
EP20K100FC324-2 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄e垪 CPLD - APEX 20K 416 Macro 252 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏�(n猫i)宓屽紡濉奟AM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:FBGA-256
EP20K100FC324-2ES 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:FPGA