參數資料
型號: EP20K1000EBI652-2ES
元件分類: 數字電位計
英文描述: Quad Digitally Controlled Potentiometers (XDCP™); Temperature Range: -25°C to 85°C; Package: 20-TSSOP
中文描述: FPGA的
文件頁數: 84/114頁
文件大?。?/td> 1623K
代理商: EP20K1000EBI652-2ES
Altera Corporation
71
APEX 20K Programmable Logic Device Family Data Sheet
All specifications are always representative of worst-case supply voltage
and junction temperature conditions. All output-pin-timing specifications
are reported for maximum driver strength.
Figure 36 shows the fMAX timing model for APEX 20K devices.
Figure 36. APEX 20K fMAX Timing Model
Figure 37 shows the fMAX timing model for APEX 20KE devices. These
parameters can be used to estimate fMAX for multipule levels of logic.
Quartus II software timing analysis should be used for more accurate
timing information.
SU
H
CO
LUT
t
ESBRC
ESBWC
ESBWESU
ESBDATASU
ESBADDRSU
ESBDATACO1
ESBDATACO2
ESBDD
PD
PTERMSU
PTERMCO
t
F1—4
F5—20
F20+
LE
ESB
Routing Delay
相關PDF資料
PDF描述
EP20K1000EBI652-3ES Quad Digitally Controlled Potentiometers (XDCP™); Temperature Range: -40°C to 85°C; Package: 20-TSSOP
EP20K1000EFC1020-1 Quad Digitally Controlled Potentiometers (XDCP™); Temperature Range: -40°C to 85°C; Package: 14-TSSOP
EP20K1000EFC1020-1ES Quad Digitally Controlled Potentiometers (XDCP™); Temperature Range: -40°C to 85°C; Package: 14-TSSOP
EP20K1000EFC1020-1X Quad Digitally Controlled Potentiometers (XDCP™); Temperature Range: -40°C to 85°C; Package: 14-TSSOP
EP20K1000EFC1020-2 FPGA
相關代理商/技術參數
參數描述
EP20K1000EBI652-2X 功能描述:FPGA - 現場可編程門陣列 CPLD - APEX 20K 2560 Macros 488 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP20K1000EBI652-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K1000EFC1020-1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K1000EFC1020-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K1000EFC1020-1X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA