鍨嬭櫉锛� | EP1SGX40DF1020C7N |
寤犲晢锛� | Altera |
鏂囦欢闋佹暩(sh霉)锛� | 703/1456闋� |
鏂囦欢澶�?銆�?/td> | 0K |
鎻忚堪锛� | IC STRATIX GX FPGA 40K 1020-FBGA |
鐢�(ch菐n)鍝佸煿瑷撴ā濉婏細 | Three Reasons to Use FPGA's in Industrial Designs |
妯欐簴鍖呰锛� | 12 |
绯诲垪锛� | Stratix® GX |
LAB/CLB鏁�(sh霉)锛� | 4125 |
閭忚集鍏冧欢/鍠厓鏁�(sh霉)锛� | 41250 |
RAM 浣嶇附瑷堬細 | 3423744 |
杓稿叆/杓稿嚭鏁�(sh霉)锛� | 624 |
闆绘簮闆诲锛� | 1.425 V ~ 1.575 V |
瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
宸ヤ綔婧害锛� | 0°C ~ 85°C |
灏佽/澶栨锛� | 1020-BBGA |
渚涙噳鍟嗚ō鍌欏皝瑁濓細 | 1020-FBGA锛�33x33锛� |
鐩搁棞PDF璩囨枡 |
PDF鎻忚堪 |
---|---|
EP2AGX190EF29C5 | IC ARRIA II GX FPGA 190K 780FBGA |
EP2AGX125EF29I3 | IC ARRIA II GX FPGA 125K 780FBGA |
EP2S60F1020I4 | IC STRATIX II FPGA 60K 1020-FBGA |
EP20K400FC672-1 | IC APEX 20KE FPGA 400K 672-BGA |
93AA66BT-I/SN | IC EEPROM 4KBIT 2MHZ 8SOIC |
鐩搁棞浠g悊鍟�/鎶€琛撳弮鏁�(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
---|---|
EP1SGX40DF1020I6N | 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪 FPGA - Stratix I GX 4125 LABs 624 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏у祵寮忓RAM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:FBGA-256 |
EP1SGX40G | 鍒堕€犲晢:ALTERA 鍒堕€犲晢鍏ㄧū:Altera Corporation 鍔熻兘鎻忚堪:StratixGX FPGA Family |
EP1SGX40GF1020C5 | 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪 FPGA - Stratix I GX 4125 LABs 624 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏у祵寮忓RAM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:FBGA-256 |
EP1SGX40GF1020C5N | 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪 FPGA - Stratix I GX 4125 LABs 624 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏у祵寮忓RAM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:FBGA-256 |
EP1SGX40GF1020C6 | 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪 FPGA - Stratix I GX 4125 LABs 624 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏у祵寮忓RAM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:FBGA-256 |