
6–22
Altera Corporation
Stratix GX Device Handbook, Volume 2
June 2006
GIGE Mode Clocking
Figure 6–22. Receiver PLL CRU Clock From Transmitter PLL is Disabled by Adding RX_CRUCLK
If the TX_CORECLK is enabled and the training receiver CRU clock from
transmitter PLL is not enabled, and other default options are also
enabled, this configuration has an independent rx_cruclk port that
feeds the receiver PLL reference clock. This input clock port is available
only when the receiver PLL is not trained by the transmitter PLL.