
Altera Corporation
Index–5
Stratix Device Handbook, Volume 1
Row
I/O
Block
Connection
to
the
Row Pin
Signal Path through the I/O Block
2–108Stratix
IOE
in
Bidirectional
I/O
Supported I/O Standards
2–123Transmitter Output Waveforms for Differ-
Interconnect
DSP Block Interface to Interconnect
2–72Left-Facing
M-RAM
to
Interconnect
LUT
Chain
Register
Chain
M-RAM
Column
Unit
Interface
to
Row Unit Interface to Interconnect
2–41IOE
Internal Timing Microparameters
J
JTAG
Boundary-Scan
Stratix JTAG
L
LAB
LUT
Chain & Register Chain
2–8M
Memory Architecture
Byte Enable for M4K
RAM Block
Byte Enable for M-RAM
Block
External RAM Interfacing
2–115M4K
Block Internal Timing
Microparameter
RAM Block
Configurations
(Simple
Dual-
Configurations
(True
Dual-
M512
Block Internal Timing
Microparameter
RAM Block
Configurations (Simple Dual-Port
M-RAM
Block
Configurations
(Simple
Dual-
Configurations
(True
Dual-
Block Control Signals
2–37Block Internal Timing
Microparameter
Combined
Byte
Selection
for
x144