
Altera Corporation
2–23
July 2005
Stratix Device Handbook, Volume 1
Stratix Architecture
In addition to true dual-port memory, the memory blocks support simple
dual-port and single-port RAM. Simple dual-port memory supports a
simultaneous read and write and can either read old data before the write
occurs or just read the don’t care bits. Single-port memory supports non-
simultaneous reads and writes, but the q[] port will output the data once
it has been written to the memory (if the outputs are not registered) or
after the next rising edge of the clock (if the outputs are registered). For
Figure 2–13 shows these different RAM memory port configurations for
TriMatrix memory.
Figure 2–13. Simple Dual-Port & Single-Port Memory Configurations
(1)
Two single-port memory blocks can be implemented in a single M4K block as long
as each of the two independent block sizes is equal to or less than half of the M4K
block size.
The memory blocks also enable mixed-width data ports for reading and
writing to the RAM ports in dual-port RAM configuration. For example,
the memory block can be written in ×1 mode at port A and read out in ×16
mode from port B.
data[]
wraddress[]
wren
inclock
inclocken
inaclr
rdaddress[]
rden
q[]
outclock
outclocken
outaclr
data[]
address[]
wren
inclock
inclocken
inaclr
q[]
outclock
outclocken
outaclr
Single-Port Memory (1)
Simple Dual-Port Memory