
52
Altera Corporation
ACEX 1K Programmable Logic Device Family Data Sheet
Figure 26. ACEX 1K Device IOE Timing Model
Figure 27. ACEX 1K Device EAB Timing Model
Data-In
I/O Register
Delays
tIOCO
tIOCOMB
tIOSU
tIOH
tIOCLR
Output Data
Delay
tIOD
I/O Element
Contol Delay
tIOC
Input Register Delay
tINREG
Output
Delays
tOD1
tOD2
tOD3
tXZ
tZX1
tZX2
tZX3
I/O Register
Feedback Delay
tIOFD
Input Delay
tINCOMB
Clock Enable
Clear
Data Feedback
into FastTrack
Interconnect
Clock
Output Enable
EAB Data Input
Delays
tEABDATA1
tEABDATA2
Data-In
Write Enable
Input Delays
tEABWE1
tEABWE2
EAB Clock
Delay
tEABCLK
Input Register
Delays
tEABCO
tEABBYPASS
tEABSU
tEABH
tEABCH
tEABCL
tEABRE1
tEABRE2
RAM/ROM
Block Delays
tAA
tRP
tRASU
tRAH
tDD
tWP
tWDSU
tWDH
tWASU
tWAH
tWO
Output Register
Delays
tEABCO
tEABBYPASS
tEABSU
tEABH
tEABCH
tEABCL
tEABOUT
Address
WE
Input Register
Clock
Output Register
Clock
Data-Out
EAB Output
Delay
Read Enable
Input Delays
RE