參數(shù)資料
型號: EP1K50QC208-3F
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 現(xiàn)場可編程門陣列(FPGA)
文件頁數(shù): 49/86頁
文件大?。?/td> 1263K
代理商: EP1K50QC208-3F
Altera Corporation
53
ACEX 1K Programmable Logic Device Family Data Sheet
Development
13
Tools
Figure 28. Synchronous Bidirectional Pin External Timing Model
Tables 29 and 30 show the asynchronous and synchronous timing
waveforms, respectively, for the EAB macroparameters in Table 24.
Figure 29. EAB Asynchronous Timing Waveforms
PRN
CLRN
DQ
PRN
CLRN
DQ
PRN
CLRN
DQ
Dedicated
Clock
Bidirectional
Pin
Output Register
tINSUBIDIR
tOUTCOBIDIR
tXZBIDIR
tZXBIDIR
tINHBIDIR
OE Register
Input Register
EAB Asynchronous Write
EAB Asynchronous Read
WE
a0
d0
d3
tEABRCCOMB
a1
a2
a3
d2
tEABAA
d1
Address
Data-Out
WE
a0
din1
dout2
tEABDD
a1
a2
din1
din0
tEABWCCOMB
tEABWASU
tEABWAH
tEABWDH
tEABWDSU
tEABWP
din0
Data-In
Address
Data-Out
相關(guān)PDF資料
PDF描述
EP1K50QI208-1DX 250mA Single LDO with Low IQ, Low Noise and High PSRR LDO; Temperature Range: -40°C to 85°C; Package: 6-uTDFN T&R
EP1K50QI208-1F Field Programmable Gate Array (FPGA)
EP1K50QI208-1P Field Programmable Gate Array (FPGA)
EP1K50QI208-1X Field Programmable Gate Array (FPGA)
EP1K50QI208-2DX Single Volatile 32-Tap Digitally Controlled Potentiometer (XDCP™); Temperature Range: -40°C to 85°C; Package: 5-SC-70 T&R
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP1K50QC208-3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - ACEX 1K 360 LABs 147 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP1K50QI208-1DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50QI208-1F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50QI208-1P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EP1K50QI208-1X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)