- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384295 > EM424M812VTB (Electronic Theatre Controls, Inc.) 16Mb ( 2Banks ) Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | EM424M812VTB |
| 廠(chǎng)商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 16Mb ( 2Banks ) Synchronous DRAM |
| 中文描述： | 16兆（2Banks）同步DRAM |
| 文件頁(yè)數(shù)： | 4/18頁(yè) |
| 文件大?。?/td> | 833K |
| 代理商： | EM424M812VTB |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
Rev.01
16Mb SDRAM
4/18
Pin
CLK
/CS
Name
System Clock
Chip select
Pin Function
Master Clock Input(Active on the Positive rising edge)
Selects chip when active
Activates the CLK when “H” and deactivates when “L”.
CKE should be enabled at least one cycle prior to new
command. Disable input buffers for power down in standby.
Row address (A0 to A10) is determined by A0 to A10 level
at the bank active command cycle CLK rising edge.
CA(CA0 to CA7) is determined by A0 to A7 level at the
read or write command cycle CLK rising edge.
And this column address becomes burst access start
address. A10 defines the pre-charge mode. When A10 = High
at the pre-charge command cycle, all banks are pre-charged.
But when A10 = Low at the pre-charge command cycle,
only the bank that is selected by BA is pre-charged.
CKE
Clock Enable
A0 ~ A10
Address
/RAS
Row address strobe
Latches Row Addresses on the positive rising edge of the
CLK with /RAS “L”. Enables row access & pre-charge.
/CAS
Column address strobe
Latches Column Addresses on the positive rising edge of the
CLK with /CAS low. Enables column access.
/WE
Write Enable
Latches Column Addresses on the positive rising edge of the
CLK with /CAS low. Enables column access.
UDQM /LDQM
Data input/output Mask
DQM controls I/O buffers.
DQ0 ~ 15
Data input/output
DQ pins have the same function as I/O pins on a conventional
DRAM.
V
DD
/V
SS
Power supply/Ground
V
DD
and V
SS
are power supply pins for internal circuits.
Pin Descriptions ( Simplified )
BA
Bank Address
Selects which bank is to be active.
NC
No connection
This pin is recommended to be left No Connection on the
device.
V
DDQ
/V
SSQ
Power supply/Ground
V
DDQ
and V
SSQ
are power supply pins for the output buffers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EM424M814VTA | 16Mb ( 2Banks ) Synchronous DRAM |
| EM424M814VTB | 16Mb ( 2Banks ) Synchronous DRAM |
| EM424M822VTA | 16Mb ( 2Banks ) Synchronous DRAM |
| EM424M822VTB | 16Mb ( 2Banks ) Synchronous DRAM |
| EM424M824VTA | 16Mb ( 2Banks ) Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EM424M814VTA | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:16Mb ( 2Banks ) Synchronous DRAM |
| EM424M814VTB | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:16Mb ( 2Banks ) Synchronous DRAM |
| EM424M822VTA | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:16Mb ( 2Banks ) Synchronous DRAM |
| EM424M822VTB | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:16Mb ( 2Banks ) Synchronous DRAM |
| EM424M824VTA | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:16Mb ( 2Banks ) Synchronous DRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。