- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10621 > EL9115ILZ (Intersil)IC ANLG VIDEO DELAY LINE 20-QFN PDF資料下載
參數(shù)資料
| 型號： | EL9115ILZ |
| 廠商： | Intersil |
| 文件頁數(shù)： | 9/10頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ANLG VIDEO DELAY LINE 20-QFN |
| 標準包裝： | 72 |
| 類型： | 視頻延遲線 |
| 應(yīng)用： | 模擬波速合成，失真控制 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-VQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 20-QFN（5x5） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 1247 (CN2011-ZH PDF) |
8
FN7441.7
January 12, 2012
shifted directly to the final registers as it is clocked in. Initial
value of all registers on power-up is 0. It is the user's
responsibility to send complete patterns of 8 clock cycles,
even if the first bit is set to 1. If less than 8 bits are sent, data
will only be partially shifted through the registers. The pattern
of 8 starts with NSEnable going low, so it is good practice to
frame each word within an NS enable burst.
Test Pins
Three test pins are provided (Test R, Test G, Test B). During
normal operation, the test pins output pulses of current for a
duration of the overlap between the inputs, as shown in
Figure 15:
Test_R pulse = Red out (A) wrt Green out (B)
Test_G pulse = Green out
wrt Blue out
Test_B pulse = Blue out
wrt Red out
Averaging the current gives a direct measure of the delay
between the two edges. When A precedes B the current
pulse is +50A, and the output voltage goes up. When B
precedes A, the pulse is -50A.
For the logic to work correctly, A and B must have a period of
overlap while they are high (a delay longer than the pulse
width cannot be measured).
Signals A and B are derived from the video input by
comparing the video signal with a slicing level, which is set by
an internal DAC. This enables the delay to be measured
either from the rising edges of sync-like signals encoded on
top of the video or from a dedicated set-up signal. The outputs
can be used to set the correct delays for the signals received.
The DAC level is set through the serial input by bits 1
through 4 directed to the test register (00). Table 2 shows the
settings for the DAC slice level bits.
Test Mode
Bit zero of the test register is set to 0 for normal operation. If
it is set to 1 then the device is in Test Mode. In Test Mode,
the DAC voltage is directed to the Green channel output,
while for the Red and Blue channels, the test outputs are
now pulses of current which are generated by looking at the
delay between the input and output of the channel. They
thus enable the delay to be measured.
NSENABLE
SCLOCK
SDATA
A1
A0
D4
D3
D2
D1
D0
0
a
b
v
w
x
y
z
FIGURE 14. SERIAL DATA TIMING
EL9115
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RM12BPE-4PH | CONN PLUG 4POS W/PIN INSERT |
| TW8811-PC2-GR | IC LCD TFT CTRLR 208 PQFP |
| TW8811-LC2-GR | IC LCD TFT CTRLR 208 PQFP |
| HR30-6PA-3S | CONN PLUG 3POS FEMALE SOLDER |
| TW8816-LA3-GRS | IC LCD CTRLR 128LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EL9115ILZ-T13 | 功能描述:延遲線/計時元素 EL9115ILZ TRPL ANLOG G VID DELAY LINE RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| EL9115ILZ-T7 | 功能描述:延遲線/計時元素 EL9115ILZ TRPL ANLOG G VID DELAY LINE RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| EL-91-21SURC/S530-A2/TR10 | 功能描述:標準LED-SMD Red Water Clear 624nm 482mcd RoHS:否 制造商:Vishay Semiconductors 封裝 / 箱體:0402 LED 大小:1 mm x 0.5 mm x 0.35 mm 照明顏色:Red 波長/色溫:631 nm 透鏡顏色/類型:Water Clear 正向電流:30 mA 正向電壓:2 V 光強度:54 mcd 顯示角:130 deg 系列:VLMx1500 封裝:Reel |
| EL91-21-USRC/S530-A4-TR7 | 制造商:Everlight Electronics Co 功能描述: |
| EL-91-21UYC/S400-A4/TR7 | 功能描述:標準LED-SMD Yellow Water Clear GULL WING LEAD RoHS:否 制造商:Vishay Semiconductors 封裝 / 箱體:0402 LED 大小:1 mm x 0.5 mm x 0.35 mm 照明顏色:Red 波長/色溫:631 nm 透鏡顏色/類型:Water Clear 正向電流:30 mA 正向電壓:2 V 光強度:54 mcd 顯示角:130 deg 系列:VLMx1500 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。