- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5580 > EL5420TISZ (Intersil)IC OPAMP GP RR 12MHZ QD 14SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | EL5420TISZ |
| 廠商： | Intersil |
| 文件頁數(shù)： | 5/17頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC OPAMP GP RR 12MHZ QD 14SOIC |
| 標(biāo)準(zhǔn)包裝： | 55 |
| 放大器類型： | 電壓反饋 |
| 電路數(shù)： | 4 |
| 輸出類型： | 滿擺幅 |
| 轉(zhuǎn)換速率： | 12 V/µs |
| 增益帶寬積： | 8MHz |
| -3db帶寬： | 12MHz |
| 電流 - 輸入偏壓： | 2nA |
| 電壓 - 輸入偏移： | 4000µV |
| 電流 - 電源： | 500µA |
| 電流 - 輸出 / 通道： | 70mA |
| 電壓 - 電源，單路/雙路(±)： | 4.5 V ~ 19 V，±2.25 V ~ 9.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-SOIC |
| 包裝： | 管件 |
13
FN6838.0
September 25, 2009
ON the outputs by putting them in a low impedance (normal)
operating state.
Driving Capacitive Loads
As load capacitance increases, the -3dB bandwidth will
decrease and peaking can occur. Depending on the
application, it may be necessary to reduce peaking and to
improve device stability. To improve device stability a
snubber circuit or a series resistor may be added to the
output of the EL5420T.
A snubber is a shunt load consisting of a resistor in series
with a capacitor. An optimized snubber can improve the
phase margin and the stability of the EL5420T. The
advantage of a snubber circuit is that it does not draw any
DC load current or reduce the gain.
Another method to reduce peaking is to add a series output
resistor (typically between 1
Ω to 10Ω). Depending on the
capacitive loading, a small value resistor may be the most
appropriate choice to minimize any reduction in gain.
Power Dissipation
With the high-output drive capability of the EL5420T
amplifiers, it is possible to exceed the +150°C absolute
maximum junction temperature under certain load current
conditions. It is important to calculate the maximum power
dissipation of the EL5420T in the application. Proper load
conditions will ensure that the EL5420T junction temperature
stays within a safe operating region.
The maximum power dissipation allowed in a package is
determined according to Equation 1:
where:
TJMAX = Maximum junction temperature
TAMAX = Maximum ambient temperature
ΘJA = Thermal resistance of the package
PDMAX = Maximum power dissipation allowed
The total power dissipation produced by an IC is the total
quiescent supply current times the total power supply
voltage, plus the power dissipation in the IC due to the loads,
or:
when sourcing, and:
when sinking,
where:
i = 1 to 4
(1, 2, 3, 4 corresponds to Channel A, B, C, D respectively)
VS = Total supply voltage (VS+ - VS-)
VS+ = Positive supply voltage
VS- = Negative supply voltage
ISMAX = Maximum supply current per amplifier
(ISMAX = EL5420T quiescent current ÷ 4)
VOUT = Output voltage
ILOAD = Load current
Device overheating can be avoided by calculating the
minimum resistive load condition, RLOAD, resulting in the
highest power dissipation. To find RLOAD set the two PDMAX
equations equal to each other and solve for VOUT/ILOAD.
Reference the package power dissipation curves, Figures 30
and 31, for further information.
P
DMAX
T
JMAX
T
AMAX
–
θ
JA
---------------------------------------------
=
(EQ. 1)
P
DMAX
ΣiV
[
S
I
SMAX
V
(
S+VOUTi )
I
LOAD i
×
–
+
×]
=
(EQ. 2)
P
DMAX
ΣiV
[
S
I
SMAX
V
(
OUTiVS- )
I
LOADi
×
–
+
×]
=
(EQ. 3)
0.0
0.2
0.4
0.6
0.8
1.0
1.2
0
25
50
75
100
125
150
Am bient Te mpera ture (°C)
P
o
w
e
rD
is
s
ip
a
ti
on
(
W
)
FIGURE 30. PACKAGE POWER DISSIPATION vs AMBIENT
TEMPERATURE
JEDEC JESD51-3 LOW EFFECTIVE THERMAL
CONDUCTIVITY TEST BOARD
1.04W
962mW
833mW
θJA = 120°C/W
SOIC14
θJA = 150°C/W
TSSOP14
θJA = 130°C/W
QFN16
85
FIGURE 31. PACKAGE POWER DISSIPATION vs AMBIENT
TEMPERATURE
JEDEC JESD51-7 HIGH EFFECTIVE THERMAL
0.0
0.5
1.0
1.5
2.0
2.5
3.0
0
25
50
75
100
125
150
A m b ien t T e m p e ratu re (°C )
P
o
wer
D
iss
ip
at
io
n
(
W
)
2.66W
1.42W
1.25W
θJA = 47°C/W
QFN16
θJA = 100°C/W
TSSOP14
θJA = 88°C/W
SOIC14
85
EL5420T
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 208477128008025 | CONNECTOR RECEPT 128POS R/A |
| IPL1-102-02-L-DH-K | CONN SHROUDED PWR HEADER 4POS |
| EL5420TIRZ | IC OPAMP GP RR 12MHZ QD 14TSSOP |
| 3764-6602UG | CONN HEADER 64POS STR LONG LA |
| EL5420TILZ | IC OPAMP GP RR 12MHZ QD 16QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EL5420TISZ-T13 | 功能描述:運(yùn)算放大器 - 運(yùn)放 EL5420TISZ 12 MHZ QD R2R I/O OP RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| EL5420TISZ-T7 | 功能描述:運(yùn)算放大器 - 運(yùn)放 EL5420TISZ 12 MHZ QD R2R I/O OP RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| EL5421 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad 12MHz Rail-to-Rail Input-Output Buffer |
| EL5421_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad 12MHz Rail-to-Rail Input-Output Buffer |
| EL5421C | 制造商:ELANTEC 制造商全稱:ELANTEC 功能描述:Quad 12MHz Rail-to-Rail Input-Output Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。