FN7009.8 November 12, 2010 Serial Mode Operation See “Description of Operation” for more details of (Serial Mode). Using the Referenc" />
參數(shù)資料
型號(hào): EL4511CU
廠商: Intersil
文件頁數(shù): 13/24頁
文件大?。?/td> 0K
描述: IC VID SYNC SEPARATR HDTV 24QSOP
標(biāo)準(zhǔn)包裝: 55
類型: 同步分離器
應(yīng)用: HDTV,投影儀,機(jī)頂盒
安裝類型: 表面貼裝
封裝/外殼: 24-SSOP(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 24-QSOP
包裝: 管件
20
FN7009.8
November 12, 2010
Serial Mode Operation
See “Description of Operation” for more details of (Serial
Mode).
Using the Reference Oscillator and Counter
A counter is provided for measuring the vertical time interval;
this counts the clocks at the XTAL pin 1 between vertical
pulses.
This information is not necessary for the operation of the
chip; only for information to the system micro-control. The
count value is read from register 14 at bits 7:6 for the MSBs,
the LSBs are available in register 13, bits 7:0. Register 14,
bit 4 should be a high to indicate that the read operation did
not collide with the up-date timing.
If the crystal oscillator is enabled through the serial interface
(Register 9, bit 6, ENXTAL), the XTAL and XTALN pins will
become the crystal input and crystal output pins for the
32.7kHz crystal. It is also possible to drive the XTAL pin with
a logic level clock up to a maximum of 50kHz; this signal is
only used to measure the vertical rate.
Example:
Using a 32.768kHz crystal, the count period is 30.52s. With
a 20ms vertical rate, there will be approximately 656 cycles
(290 Hex) in the "counts per field" registers 13 and 14. With
a 16.666'ms vertical rate, the count of 546 (222 Hex) will be
seen.
Computer & Control Interface
In addition to the mode control pins, the chips default
operating mode may be changed by way of a serial
interface. This is of the three-wire type, Data, clock and
/enable. After the /ENABLE line (pin 5) is taken low, the 16
bits of data on the SDA pin 7 will be clocked into the chip by
the clock signal SCL pin 6. See Figure 10.
The first bit of the data determines whether it will be a read
or write operation. When set to a "0", a write operation will
take place. The following 7 bits, select the register to be
written to. Finally, the last 8 bits are the data to be written or
read. For a read operation, the first bit is a "1".
In general, when registers entries are changed, the
unchanged register bits must have the “Reset Values”
entered as defined by Table 5.
MODE
DECODE
(SEE TABLE 3)
10 BIT COUNTER
CLK
R
Q0
Q7
Q8
Q9
Q0
Q7
Q6
Q7
REGISTER 13
REGISTER 14
LD
TIMING
VERTOUT
REGISTER 9
BIT 6
XTAL
(PIN 1)
XTALN
(PIN 24)
TO SERIAL I/F
REGISTER 1, BITS 5:3
REGISTER 2, BIT 0
3
8
‘1’
‘0’
FIGURE 10. BLOCK DIAGRAM OF REFERENCE OSCILLATOR
EL4511
相關(guān)PDF資料
PDF描述
EL1883IS IC VIDEO SYNC SEPARATOR 8-SOIC
VI-J1Z-MX-F3 CONVERTER MOD DC/DC 2V 30W
MS3102A20-21P CONN RCPT 9POS BOX MNT W/PINS
VE-25Y-IU-F1 CONVERTER MOD DC/DC 3.3V 132W
VI-J0J-MY-F3 CONVERTER MOD DC/DC 36V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EL4511CU-T13 功能描述:IC SUPER SYNC SEPARATOR 24-QSOP RoHS:否 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動(dòng)電話,手機(jī),視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
EL4511CU-T7 功能描述:IC VID SYNC SEPARATR HDTV 24QSOP RoHS:否 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動(dòng)電話,手機(jī),視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
EL4511CUZ 功能描述:視頻 IC EL4511CUZ SUPER SYNC SEPARATOR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
EL4511CUZ 制造商:Intersil Corporation 功能描述:TV / Video IC
EL4511CUZ-EVAL 制造商:Intersil Corporation 功能描述:SUPER SYNC SEPARATOR 24QSOP - Bulk