- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384281 > EDS1232AATA-TI (Elpida Memory, Inc.) RAC40-TA(-E)(-ST) Series - Powerline Regulated AC-DC Converters; Output Voltage (Vdc): 5V; Auxilary Voltage (Vdc): 15V; Features: Compact 40W AC-DC Power Supply; Universal Input Voltage Range; 4000VAC Isolation, Low Leakage Current; Low Output Ripple and Noise; Short Circuit Protected; UL-60601 Certified for Medical Applications PDF資料下載
參數(shù)資料
| 型號： | EDS1232AATA-TI |
| 廠商： | Elpida Memory, Inc. |
| 英文描述： | RAC40-TA(-E)(-ST) Series - Powerline Regulated AC-DC Converters; Output Voltage (Vdc): 5V; Auxilary Voltage (Vdc): 15V; Features: Compact 40W AC-DC Power Supply; Universal Input Voltage Range; 4000VAC Isolation, Low Leakage Current; Low Output Ripple and Noise; Short Circuit Protected; UL-60601 Certified for Medical Applications |
| 中文描述： | 128兆位內(nèi)存水樹（寬溫度范圍） |
| 文件頁數(shù)： | 36/55頁 |
| 文件大?。?/td> | 564K |
| 代理商： | EDS1232AATA-TI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
EDS1232CABB, EDS1232CATA
Preliminary Data Sheet E0247E40 (Ver. 4.0)
36
Write command to Read command interval:
1. Same bank, same ROW address: When the read command is executed at the same ROW address of the same
bank as the preceding write command, the read command can be performed after an interval of no less than 1
clock. However, in the case of a burst write, data will continue to be written until one clock before the read
command is executed.
CLK
Command
DQ (input)
WRIT
READ
in A0
out B1
out B2
out B3
out B0
DQ (output)
Column = A
Write
Column = B
Read
Column = B
Dout
/CAS Latency
DQM
Burst Write Mode
CL = 2
BL = 4
Bank 0
WRITE to READ Command Interval (1)
CLK
Command
DQ (input)
WRIT
READ
in A0
out B1
out B2
out B3
out B0
DQ (output)
Column = A
Write
Column = B
Read
Column = B
Dout
/CAS Latency
in A1
DQM
Burst Write Mode
CL = 2
BL = 4
Bank 0
WRITE to READ Command Interval (2)
2. Same bank, different ROW address: When the ROW address changes, consecutive read commands cannot be
executed; it is necessary to separate the two commands with a precharge command and a bank active
command.
3. Different bank: When the bank changes, the read command can be performed after an interval of no less than 1
clock, provided that the other bank is in the bank active state. However, in the case of a burst write, data will
continue to be written until one clock before the read command is executed (as in the case of the same bank and
the same address).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDS1232CATA-1A | 128M bits SDRAM |
| EDS1232CATA-75 | 128M bits SDRAM |
| EDS1232CATA-75L | 128M bits SDRAM |
| EDS1232CABB-1A-E | 128M bits SDRAM |
| EDS1232CABB-75-E | 128M bits SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDS1232AHTA | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM |
| EDS1232AHTA-6B-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM |
| EDS1232AHTA-75-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM |
| EDS1232AHTA-75TI-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM WTR (Wide Temperature Range) |
| EDS1232AHTA-TI | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM WTR (Wide Temperature Range) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。