- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384281 > EDS1232AATA-60-E (ELPIDA MEMORY INC) 128M bits SDRAM (4M words x 32 bits) PDF資料下載
參數(shù)資料
| 型號(hào)： | EDS1232AATA-60-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 128M bits SDRAM (4M words x 32 bits) |
| 中文描述： | 4M X 32 SYNCHRONOUS DRAM, 5.4 ns, PDSO86 |
| 封裝： | ROHS COMPLIANT, PLASTIC, TSOP2-86 |
| 文件頁數(shù)： | 27/55頁 |
| 文件大?。?/td> | 564K |
| 代理商： | EDS1232AATA-60-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
EDS1232CABB, EDS1232CATA
Preliminary Data Sheet E0247E40 (Ver. 4.0)
27
Power-up sequence
Power-up sequence
The SDRAM should be goes on the following sequence with power up.
The CLK, CKE, /CS, DQM and DQ pins keep low till power stabilizes.
The CLK pin is stabilized within 100 μs after power stabilizes before the following initialization sequence.
The CKE and DQM is driven to high between power stabilizes and the initialization sequence.
This SDRAM has VDD clamp diodes for CLK, CKE, /CS DQM and DQ pins. If these pins go high before power up,
the large current flows from these pins to VDD through the diodes.
Initialization sequence
When 200 μs or more has past after the above power-up sequence, all banks must be precharged using the
precharge command (PALL). After tRP delay, set 8 or more auto refresh commands (REF). Set the mode register
set command (MRS) to initialize the mode register. We recommend that by keeping DQM and CKE to High, the
output buffer becomes High-Z during Initialization sequence, to avoid DQ bus contention on memory system formed
with a number of device.
VDD, VDDQ
Power up sequence
Initialization sequence
100
μ
s
0 V
Low
Low
Low
CKE, DQM
CLK
/CS, DQ
200
μ
s
Power stabilize
Power-up sequence and Initialization sequence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDS1232AATA-60L | 128M bits SDRAM |
| EDS1232AATA-60L-E | 128M bits SDRAM (4M words x 32 bits) |
| EDS1232AATA-75 | 128M bits SDRAM |
| EDS1232AATA-75-E | 128M bits SDRAM (4M words x 32 bits) |
| EDS1232AATA-75L | 128M bits SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDS1232AATA-60L | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM |
| EDS1232AATA-60L-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM (4M words x 32 bits) |
| EDS1232AATA-60TI | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM WTR (Wide Temperature Range) |
| EDS1232AATA-75 | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM |
| EDS1232AATA-75-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM (4M words x 32 bits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。