- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄93333 > EDI2GG464128V-D SSRAM Modules PDF資料下載
參數(shù)資料
| 型號(hào)： | EDI2GG464128V-D |
| 英文描述： | SSRAM Modules |
| 中文描述： | 的SSRAM模塊 |
| 文件頁(yè)數(shù)： | 1/8頁(yè) |
| 文件大?。?/td> | 243K |
| 代理商： | EDI2GG464128V-D |
EDI2GG464128V
1
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
The EDI2GG464128VxxD is a Synchronous SRAM, 60 position
Card Edge DIMM (120 contacts) Module, organized as 4x128Kx64.
The Module contains eight (8) Synchronous Burst Ram Devices,
packaged in the industry standard JEDEC 14mmx20mm TQFP
placed on a Multilayer FR4 Substrate. The module architecture is
defined as a Synchronous Only, Flow-Through, Early Write De-
vice. This module provides High Performance, Ultra Fast access
times at a cost per bit benefit over BiCMOS Asynchronous SRAM
based devices. As well as improved cost per bit, the use of
Synchronous or Synchronous Burst devices or modules can ease
the memory subsystem design by reducing or easing the memory
controller requirement.
Synchronous operations are in relation to an externally supplied
clock, Registered Address, Registered Global Write, Registered
Enables as well as an Asynchronous Output enable. All read and
write operations to this module are performed on Quad Words (64
bit operations).
Write cycles are internally self timed and are initiated by a rising
clock edge. This feature relieves the designer the task of devel-
oping external write pulse width circuitry.
FEATURES
s 4x128Kx64 Synchronous
s Access Speed(s): TKHQV = 9.5, 10, 11, 12, 15ns
s Flow-Through Architecture
s Clock Controlled Registered Bank Enables (E1\, E2\, E3, E4\)
s Clock Controlled Registered Address
s Clock Controlled Registered Global Write (GW\)
s Aysnchronous Output Enable (G\)
s Internally self-timed Write
s Gold Lead Finish
s 3.3V
±10%, -5% Operation
s Common Data I/O
s High Capacitance (30pF) drive, at rated Access Speed
s Single total array Clock
s Multiple Vcc and Vss
4x128Kx64 Synchronous SRAM CARD EDGE DIMM, 3.3V
November 1998 Rev. 0
ECO# 10855
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDI2GG464128V10D | 4x128Kx64 Synchronous SRAM Card Module(4x128Kx64, 3.3V，10ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）) |
| EDI2GG464128V11D | 4x128Kx64 Synchronous SRAM Card Module(4x128Kx64, 3.3V，11ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）) |
| EDI2GG464128V15D | 4x128Kx64 Synchronous SRAM Card Module(4x128Kx64, 3.3V，15ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）) |
| EDI2GG464128V95D | 4x128Kx64 Synchronous SRAM Card Module(4x128Kx64, 3.3V，9.5ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）) |
| EDI2GG46464V10D | 4x64Kx64, 3.3V Synchronous Flow-Through SRAM Card Module(4x64Kx64, 3.3V，10ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDI411024C100FB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x1 Fast Page Mode DRAM |
| EDI411024C100FC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x1 Fast Page Mode DRAM |
| EDI411024C100FI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x1 Fast Page Mode DRAM |
| EDI411024C100FM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x1 Fast Page Mode DRAM |
| EDI411024C100NB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x1 Fast Page Mode DRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。