- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97411 > EDI2GG43264V12D 4x64Kx32 Synchronous SRAM Card Module(4x64Kx32, 3.3V，12ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）) PDF資料下載
參數(shù)資料
| 型號(hào)： | EDI2GG43264V12D |
| 英文描述： | 4x64Kx32 Synchronous SRAM Card Module(4x64Kx32, 3.3V，12ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）) |
| 中文描述： | 4x64Kx32同步SRAM卡模塊（4x64Kx32，3.3伏，12ns，同步靜態(tài)內(nèi)存卡模塊（流通結(jié)構(gòu)）） |
| 文件頁數(shù)： | 1/8頁 |
| 文件大小： | 217K |
| 代理商： | EDI2GG43264V12D |
EDI2GG43264V
1
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
(1MB) 4x64Kx32 Synchronous SRAM CARD EDGE DIMM
The EDI2GG43264VxxD is a Synchronous SRAM, 60 position,
Card Edge DIMM (120 contacts) Module, organized as 4x64Kx32.
The Module contains four (4) Synchronous Burst Ram Devices,
packaged in the industry standard JEDEC 14mmx20mm TQFP
placed on a Multilayer FR4 Substrate. The module architecture is
defined as a Synchronous Only, Flow-Through, Early Write De-
vice. This Module provides high performance, ultra fast access
times at a cost per bit benefit over BiCMOS Asynchronous SRAM
based devices. As well as improved cost per bit, the use of
Synchronous or Synchronous Burst Devices or Modules can ease
the memory subsystem design by reducing or easing the memory
controller requirement.
Synchronous operations are in relation to an externally supplied
clock, registered address, registered global write, registered
enables as well as an Asynchronous Output enable. All read and
write operations to this module are performed on long words
(double words) 32 bit operations.
Write cycles are internally self timed and are initiated by a rising
clock edge. This feature relieves the designer the task of devel-
oping external write pulse width circuitry.
FEATURES
s 4x64Kx32 Synchronous
s Access Speed(s): TKHQV = 9.5, 10, 11, 12, 15ns
s Flow-Through Architecture
s Clock Controlled Registered Bank Enables (E1\,
E2\, E3, E4\)
s Clock Controlled Registered Address
s Clock Controlled Registered Global Write (GW\)
s Aysnchronous Output Enable (G\)
s Internally self-timed Write
s Gold Lead Finish
s 3.3V +10%, -5% Operation
s Common Data I/O
s High Capacitance (30pF) drive, at rated Access Speed
s Single total array Clock
s Multiple Vcc and Vss
December 1998 Rev. 0
ECO#10859
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDI2GG464128V12D | 4x128Kx64 Synchronous SRAM Card Module(4x128Kx64, 3.3V，12ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）) |
| EDI2GG46464V12D | 4x64Kx64, 3.3V Synchronous Flow-Through SRAM Card Module(4x64Kx64, 3.3V，12ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）) |
| EDI2KG46464V12D | 4x64Kx64, 3.3V Synchronous Flow-Through Card Module(4x64Kx64, 3.3V，12ns,同步靜態(tài)RAM卡模塊(流通結(jié)構(gòu)）) |
| EDI3DG328V12D1 | 8Megx32 Synchronous High Density DRAM Modules 3.3V(83MHz,3.3V,8M x32同步高密度動(dòng)態(tài)RAM模塊) |
| EDI7F233512V | 2x512Kx32 Flash(2x512Kx32 閃速存儲(chǔ)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDI2GG464128V | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4MB SYNCHRONOUS CARD EDGE DIMM |
| EDI2GG464128V10D | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4MB SYNCHRONOUS CARD EDGE DIMM |
| EDI2GG464128V11D | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4MB SYNCHRONOUS CARD EDGE DIMM |
| EDI2GG464128V12D | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4MB SYNCHRONOUS CARD EDGE DIMM |
| EDI2GG464128V15D | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4MB SYNCHRONOUS CARD EDGE DIMM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。