參數(shù)資料
型號(hào): EDE5104GBSA
廠商: Elpida Memory, Inc.
英文描述: 512M bits DDR-II SDRAM
中文描述: 512M比特的DDR - II內(nèi)存
文件頁(yè)數(shù): 33/66頁(yè)
文件大?。?/td> 697K
代理商: EDE5104GBSA
EDE5104ABSE, EDE5108ABSE, EDE5116ABSE
Data Sheet E0323E90 (Ver. 9.0)
33
ODT(On Die Termination)
On Die Termination (ODT), is a feature that allows a DRAM to turn on/off termination resistance for each DQ, DQS,
/DQS, RDQS, /RDQS, and DM signal for
×
4
×
8 configurations via the ODT control pin. For
×
16 configuration ODT
is applied to each DQ, UDQS, /UDQS, LDQS, /LDQS, UDM, and LDM signal via the ODT control pin. The ODT
feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to
independently turn on/off termination resistance for any or all DRAM devices.
The ODT function is turned off and not supported in self-refresh mode.
Switch sw1 or sw2 is enabled by ODT pin.
Selection between sw1 or sw2 is determined by Rtt (nominal) in EMRS
Termination included on all DQs, DM, DQS, /DQS, RDQS and /RDQS pins.
Target Rtt (
) = (Rval1) / 2 or (Rval2) / 2
DRAM
input
buffer
VDDQ
VSSQ
sw1
sw1
sw2
Rval1
Rval1
Input
Pin
VDDQ
VSSQ
sw2
Rval2
Rval2
Functional Representation of ODT
相關(guān)PDF資料
PDF描述
EDE5108ABSE 512M bits DDR2 SDRAM
EDE5108AESK 512M bits DDR2 SDRAM
EDE5108GBSA 512M bits DDR-II SDRAM
EDE5104AESK 512M bits DDR2 SDRAM
EDE5104AESK-4A-E 512M bits DDR2 SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDE5104GBSA-4A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR-II SDRAM
EDE5104GBSA-5A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR-II SDRAM
EDE5108ABSE 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM
EDE5108ABSE-4A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM
EDE5108ABSE-5C-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM