- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384280 > EDE5104AGSE-5C-E (ELPIDA MEMORY INC) Circular Connector; No. of Contacts:13; Series:MS27468; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:11; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:11-35 RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號(hào)： | EDE5104AGSE-5C-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類(lèi)： | DRAM |
| 英文描述： | Circular Connector; No. of Contacts:13; Series:MS27468; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:11; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:11-35 RoHS Compliant: No |
| 中文描述： | 128M X 4 DDR DRAM, 0.5 ns, PBGA60 |
| 封裝： | ROHS COMPLIANT, FBGA-60 |
| 文件頁(yè)數(shù)： | 49/66頁(yè) |
| 文件大?。?/td> | 697K |
| 代理商： | EDE5104AGSE-5C-E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)
EDE5104ABSE, EDE5108ABSE, EDE5116ABSE
Data Sheet E0323E90 (Ver. 9.0)
49
Burst Write followed by Precharge
Minimum Write to Precharge Command spacing to the same bank = WL + BL/2 clocks + tWR
For write cycles, a delay must be satisfied from the completion of the last burst write cycle until the precharge
command can be issued. This delay is known as a write recovery time (tWR) referenced from the completion of the
burst write to the precharge command. No precharge command should be issued prior to the tWR delay, as DDR2
SDRAM allows the burst interrupt operation only Read by Read or Write by Write at the boundary of burst 4.
in3
in1
NOP
CK
/CK
T0
T1
T2
T3
T4
T5
T6
T7
T8
Command
DQS, /DQS
DQ
>
tWR
=
Completion of
the Burst Write
WL = 3
in0
in2
Posted
WRIT
PRE
Burst Write Followed by Precharge (WL = (RL-1) =3)
Posted
WRIT
CK
/CK
T0
T1
T2
T3
T4
T5
T6
T7
T9
Command
DQS, /DQS
DQ
WL = 4
in0
in1
in2
in3
PRE
>
tWR
=
Completion of
the Burst Write
NOP
Burst Write Followed by Precharge (WL = (RL-1) = 4)
Posted
WRIT
NOP
CK
/CK
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
T11
Command
DQS, /DQS
DQ
WL = 4
in0
in1
in2
in3
in4
in5
in6
in7
>
tWR
=
Completion of
the Burst Write
PRE
Burst Write Followed by Precharge (WL = (RL-1) = 4,BL= 8)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDE5108AGSE-5C-E | 512M bits DDR2 SDRAM |
| EDE5104AGSE-6C-E | LJT 6C 6#20 SKT RECP |
| EDE5108AGSE-6C-E | LJT 13C 13#22M PIN RECP |
| EDE5104AGSE-6E-E | Circular Connector; No. of Contacts:13; Series:MS27468; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:11; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:11-13 RoHS Compliant: No |
| EDE5108AGSE-6E-E | Circular Connector; No. of Contacts:2; Series:MS27468; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:11; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:11-2 RoHS Compliant: No |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDE5104AGSE-6C-E | 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5104AGSE-6E-E | 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5104AHSE | 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5104AHSE-6E-E | 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5104AJBG | 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:512M bits DDR2 SDRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。