參數(shù)資料
型號(hào)： EBE51UD8ABFA-5C-E
廠(chǎng)商： ELPIDA MEMORY INC
元件分類(lèi)： DRAM
英文描述： 512MB Unbuffered DDR2 SDRAM DIMM (64M words x 64 bits, 1 Rank)
中文描述： 64M X 64 DDR DRAM MODULE, 0.5 ns, DMA240
封裝： LEAD FREE, DIMM-240
文件頁(yè)數(shù)： 1/22頁(yè)
文件大?。?/td> 223K
代理商： EBE51UD8ABFA-5C-E
Document No. E0584E30 (Ver. 3.0)
Date Published April 2005 (K) Japan
Printed in Japan
URL: http://www.elpida.com
Elpida Memory, Inc. 2004-2005
DATA SHEET
512MB Unbuffered DDR2 SDRAM DIMM
EBE51UD8AEFA
(64M words
×
64 bits, 1 Rank)
Description
The EBE51UD8AEFA is 64M words
×
64 bits, 1 rank
DDR2 SDRAM unbuffered module, mounting 8 pieces
of 512M bits DDR2 SDRAM sealed in FBGA (
μ
BGA
)
package. Read and write operations are performed at
the cross points of the CK and the /CK. This high-
speed data transfer is realized by the 4 bits prefetch-
pipelined architecture. Data strobe (DQS and /DQS)
both for read and write are available for high speed and
reliable data bus design. By setting extended mode
register, the on-chip Delay Locked Loop (DLL) can be
set enable or disable. This module provides high
density mounting without utilizing surface mount
technology. Decoupling capacitors are mounted
beside each FBGA (
μ
BGA) on the module board.
Note: Do not push the components or drop the
modules in order to avoid mechanical defects,
which may result in electrical defects.
Features
240-pin socket type dual in line memory module
(DIMM)
PCB height: 30.0mm
Lead pitch: 1.0mm
Lead-free
Power supply: VDD, VDDQ
=
1.8V
±
0.1V
Data rate: 533Mbps/400Mbps (max.)
SSTL_18 compatible I/O
Double-data-rate architecture: two data transfers per
clock cycle
Bi-directional, differential data strobe (DQS and
/DQS) is transmitted/received with data, to be used in
capturing data at the receiver
DQS is edge aligned with data for READs: center-
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge: data
and data mask referenced to both edges of DQS
Four internal banks for concurrent operation
(components)
Data mask (DM) for write data
Burst lengths: 4, 8
/CAS Latency (CL): 3, 4, 5
Auto precharge operation for each burst access
Auto refresh and self refresh modes
Average refresh period
7.8
μ
s at 0
°
C
≤
TC
≤
+
85
°
C
3.9
μ
s at
+
85
°
C
<
TC
≤
+
95
°
C
Posted CAS by programmable additive latency for
better command and data bus efficiency
Off-Chip-Driver Impedance Adjustment and On-Die-
Termination for better signal quality
/DQS can be disabled for single-ended Data Strobe
operation
相關(guān)PDF資料
PDF描述
EBE52UD6AFSA 512MB DDR2 SDRAM SO-DIMM (64M words x 64 bits, 2 Ranks)
EBE52UD6ABSA 512MB DDR2 SDRAM SO-DIMM (64M words x 64 bits, 2 Ranks)
EBE52UD6ABSA-4A-E 512MB DDR2 SDRAM SO-DIMM (64M words x 64 bits, 2 Ranks)
EBE52UD6ABSA-5C-E 512MB DDR2 SDRAM SO-DIMM (64M words x 64 bits, 2 Ranks)
EBE52UD6AFSA-4A-E 512MB DDR2 SDRAM SO-DIMM (64M words x 64 bits, 2 Ranks)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EBE51UD8ABFV 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:512MB Unbuffered DDR2 SDRAM HYPER DIMM?
EBE51UD8ABFV-AE-E 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:512MB Unbuffered DDR2 SDRAM HYPER DIMM?
EBE51UD8ABFV-BE-E 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:512MB Unbuffered DDR2 SDRAM HYPER DIMM?
EBE51UD8AEFA 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:512MB Unbuffered DDR2 SDRAM DIMM (64M words x 64 bits, 1 Rank)
EBE51UD8AEFA-4A-E 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:512MB Unbuffered DDR2 SDRAM DIMM (64M words x 64 bits, 1 Rank)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*