- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97874 > EBD12RB8ALFB-7A SDRAM|DDR|16MX72|CMOS|DIMM|184PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | EBD12RB8ALFB-7A |
| 英文描述： | SDRAM|DDR|16MX72|CMOS|DIMM|184PIN|PLASTIC |
| 中文描述： | 內(nèi)存|復(fù)員| 16MX72 |的CMOS |內(nèi)存| 184PIN |塑料 |
| 文件頁數(shù)： | 16/17頁 |
| 文件大小： | 200K |
| 代理商： | EBD12RB8ALFB-7A |
EBD12RB8ALFB
Data Sheet E0235E10 (Ver. 1.0)
8
Differential Clock Net Wiring (CLK0, /CLK0)
120
240
(Typically two registers per DIMM)
0ns (nominal)
240
120
120
CLK0
Notes: 1. The clock delay from the input of the PLL clock to the input of any SDRAM or register willl
be set to 0 ns (nominal).
2. Input, output and feedback clock lines are terminated from line to line as shown, and not
from line to ground.
3. Only one PLL output is shown per output type. Any additional PLL outputs will be wired
in a similar manner.
4. Termination resistors for feedback path clocks are located after the pins of the PLL.
C
/CLK0
SDRAM
stack
SDRAM
stack
Register1
Register2
PLL
Feedback
IN
OUT1
OUT'N'
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EBD25RB4ALFB-1A | SDRAM|DDR|32MX72|CMOS|DIMM|184PIN|PLASTIC |
| EBD25RB4ALFB-75 | SDRAM|DDR|32MX72|CMOS|DIMM|184PIN|PLASTIC |
| EBD25RB4ALFB-7A | SDRAM|DDR|32MX72|CMOS|DIMM|184PIN|PLASTIC |
| EC000UM | EC000 Core User＇s Manual (SCM68000) |
| EC103B | Sensitive SCRs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EBD12UB8ALF | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128MB Unbuffered DDR SDRAM DIMM |
| EBD12UB8ALF-1A | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128MB Unbuffered DDR SDRAM DIMM |
| EBD12UB8ALF-75 | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128MB Unbuffered DDR SDRAM DIMM |
| EBD12UB8ALF-7A | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128MB Unbuffered DDR SDRAM DIMM |
| EBD13UB6ALS | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128MB DDR SDRAM S.O. DIMM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。