參數(shù)資料
型號(hào): EA-OEM-410
廠商: Embedded Artists
文件頁(yè)數(shù): 32/57頁(yè)
文件大小: 0K
描述: KIT LPC3250 259 WITH QVGA
標(biāo)準(zhǔn)包裝: 1
類型: MCU
適用于相關(guān)產(chǎn)品: LPC3250
所含物品: 基板,線纜,OEM 板,序列號(hào)
LPC3220_30_40_50
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 20 October 2011
38 of 79
NXP Semiconductors
LPC3220/30/40/50
16/32-bit ARM microcontrollers
Only a single master and a single slave can communicate on the interface during a given
data transfer. During a data transfer the master always sends a byte of data to the slave,
and the slave always sends a byte of data to the master. The SPI implementation on the
LPC3220/30/40/50 does not support operation as a slave.
7.8.2.1
Features
Supports slaves compatible with SPI modes 0 to 3.
Half duplex synchronous transfers.
DMA support for data transmit and receive.
1-bit to 16-bit word length.
Choice of LSB or MSB first data transmission.
64 16-bit input or output FIFO.
Bit rates up to 52 Mbit/s.
Busy input function.
DMA time out interrupt to allow detection of end of reception when using DMA.
Timed interrupt to facilitate emptying the FIFO at the end of a transmission.
SPI clock and data pins may be used as general purpose pins if the SPI is not used.
Slave selects can be supported using GPO or GPIO pins
7.8.3 SSP serial I/O controller
The LPC3220/30/40/50 contains two SSP controllers. The SSP controller is capable of
operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and
slaves on the bus. Only a single master and a single slave can communicate on the bus
during a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits
to 16 bits of data flowing from the master to the slave and from the slave to the master. In
practice, often only one of these data flows carries meaningful data.
7.8.3.1
Features
Compatible with Motorola SPI, 4-wire TI SSI, and National Semiconductor Microwire
buses
Synchronous serial communication
Master or slave operation
8-frame FIFOs for both transmit and receive
4-bit to 16-bit frame
Maximum SPI bus data bit rate of 12 (Master mode) and 12 (Slave mode) of the input
clock rate
DMA transfers supported by GPDMA
7.8.4 I2C-bus serial I/O controller
There are two I2C-bus interfaces in the LPC32x0 family of controllers. These I2C blocks
can be configured as a master, multi-master or slave supporting up to 400 kHz. The I2C
blocks also support 7 or 10 bit addressing. Each has a four word FIFO for both transmit
and receive. An interrupt signal is available from each block.
相關(guān)PDF資料
PDF描述
VI-J7P-EZ CONVERTER MOD DC/DC 13.8V 25W
L04021R8BHNTR INDUCTOR THIN FILM 1.8NH 0402
EEM22DTAI-S189 CONN EDGECARD 44POS R/A .156 SLD
EEM36DRKS CONN EDGECARD 72POS DIP .156 SLD
GEM22DCAD CONN EDGECARD 44POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EA-OEM-411 功能描述:開(kāi)發(fā)板和工具包 - ARM LPC3250 DEVELOPMENT KIT V2 RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評(píng)估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V
EA-OEM-509 功能描述:開(kāi)發(fā)板和工具包 - ARM DEVELOPMENT KIT LPC1788-32 RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評(píng)估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V
EA-OEM-510 功能描述:開(kāi)發(fā)板和工具包 - ARM DEVELOPMENT KIT LPC4088 RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評(píng)估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V
EA-OEM-511 功能描述:開(kāi)發(fā)板和工具包 - ARM DEVELOPMENT KIT LPC4357 RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評(píng)估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V
EAORF2-10M 制造商:Shure 功能描述:Medium Orange Foam (5 pair).