![](http://datasheet.mmic.net.cn/150000/E846-EDGE846_datasheet_5001787/E846-EDGE846_5.png)
5
Revision 2 / October 21, 2002
www .semtech.com
TEST AND MEASUREMENT PRODUCTS
Edge846
PRELIMINARY
Receiver Functionality
The Edge846 supports an on-board window comparator.
CVB and CVA are high impedance analog inputs which
establish the threshold voltages. COMPA and COMPB are
the digital outputs which reflect the real time status of
VINP. Table 2 summarizes the relationship between the
threshold levels, VINP, and the output signals.
Table 2. Comparator Truth Table
Comparator Outputs
The digital outputs of the comparator are standard CMOS
outputs that are also adjustable. Input pins LOW LEVEL
and HIGH LEVEL establish the logic 0 and 1 levels
respectively. In normal operation, LOW LEVEL would be
connected to ground and HIGH LEVEL would be connected
to a system VDD supply, producing CMOS digital swings
at the output.
However, the comparator outputs are technology
independent in that they can drive PECL, 3V CMOS, ECL,
LVCMOS, GTL, and custom levels by varying LOW LEVEL
and HIGH LEVEL. For example, should a 3V swing be
desired, HIGH LEVEL could be connected to a 3.0V power
supply.
Notice that HIGH LEVEL and LOW LEVEL provide both the
voltage level and the current for the comparator outputs.
HIGH LEVEL and LOW LEVEL may be varied between +5V
and -2V.
Analog Switches
The Edge846 provides a total of 7 analog switches.
Individual switches vary in both their on resistance, their
on / off time, and their DC current rating (see Tables 4
and 5).
Like the driver digital inputs, the switch matrix control inputs
SW0-3 EN* are technology independent as VBB
determines their threshold level. The switch control is
documented in Table 3.
Table 3. Switch Matrix Truth Table
Table 4. Switch Matrix Characteristics
All switch enable inputs have an internal pull up resistor
to VCC. When left floating, these enable pins will be high
and the corresponding switches will be open.
Table 5. Switch Characteristics
Circuit Description (continued)
P
N
I
VA
P
M
O
CB
P
M
O
C
A
V
C
<
P
N
I
V
A
V
C
>
P
N
I
V
0
1
X
B
V
C
<
P
N
I
V
B
V
C
>
P
N
I
V
X
0
1
s
t
u
p
n
I
l
o
r
t
n
o
Cs
u
t
a
t
S
1
=
*
N
E
0
W
S
0
=
*
N
E
0
W
S
d
e
t
c
e
n
o
c
s
i
d
0
W
S
K
d
n
a
0
W
S
d
e
t
c
e
n
o
c
0
W
S
K
d
n
a
0
W
S
1
=
*
N
E
1
W
S
0
=
*
N
E
1
W
S
d
e
t
c
e
n
o
c
s
i
d
1
W
S
K
d
n
a
1
W
S
d
e
t
c
e
n
o
c
1
W
S
K
d
n
a
1
W
S
1
=
*
N
E
2
W
S
0
=
*
N
E
2
W
S
d
e
t
c
e
n
o
c
s
i
d
2
W
S
K
d
n
a
2
W
S
d
e
t
c
e
n
o
c
2
W
S
K
d
n
a
2
W
S
1
=
*
N
E
3
W
S
0
=
*
N
E
3
W
S
d
e
t
c
e
n
o
c
s
i
d
3
W
S
d
e
t
c
e
n
o
c
3
W
S
h
c
ti
w
St
u
o
R
f
O
/
n
O
e
m
i
T
C
D
1
U
M
P
l
a
r
t
n
e
C
0
W
S
0
W
S
K
0
3
K
1
s
n
0
1
s
n
0
1
A
m
0
3
A
m
1
U
M
P
1
W
S
1
W
S
K
0
1
K
1
s
n
0
1
s
n
0
1
A
m
5
A
m
1
e
g
a
t
l
o
V
l
a
C
2
W
S
2
W
S
K
0
1
K
1
s
n
0
1
s
n
0
1
A
m
5
A
m
1
e
g
a
t
l
o
V
Z
i
H
3
W
S0
3
s
n
0
1A
m
0
3
t
u
o
Re
m
i
T
f
O
/
n
OC
D
1
H
V0
3
s
n
0
1A
m
0
5
L
V0
3
s
n
0
1A
m
0
5
T
V0
3
s
n
0
1A
m
0
5