- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1917 > DSPIC30F6010-20E/PF (Microchip Technology)IC DSPIC MCU/DSP 144K 80TQFP PDF資料下載
參數(shù)資料
| 型號： | DSPIC30F6010-20E/PF |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 17/110頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSPIC MCU/DSP 144K 80TQFP |
| 產品培訓模塊： | Asynchronous Stimulus |
| 標準包裝： | 90 |
| 系列： | dsPIC™ 30F |
| 核心處理器： | dsPIC |
| 芯體尺寸： | 16-位 |
| 速度： | 20 MIPS |
| 連通性： | CAN，I²C，SPI，UART/USART |
| 外圍設備： | 高級欠壓探測/復位，LVD，電機控制 PWM，QEI，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 68 |
| 程序存儲器容量： | 144KB（48K x 24） |
| 程序存儲器類型： | 閃存 |
| EEPROM 大小： | 4K x 8 |
| RAM 容量： | 8K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.5 V ~ 5.5 V |
| 數(shù)據(jù)轉換器： | A/D 16x10b |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 80-TQFP |
| 包裝： | 托盤 |
| 配用： | DM300019-ND - BOARD DEMO DSPICDEM 80L STARTER AC164314-ND - MODULE SKT FOR PM3 80PF DM300020-ND - BOARD DEV DSPICDEM MC1 MOTORCTRL |
| 其它名稱： | DSPIC30F601020EPF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁
dsPIC30F6010
DS70119E-page 12
2006 Microchip Technology Inc.
2.2
Programmer’s Model
The programmer’s model is shown in Figure 2-1 and
consists of 16x16-bit working registers (W0 through
W15), 2x40-bit accumulators (ACCA and ACCB),
STATUS register (SR), Data Table Page register
(TBLPAG), Program Space Visibility Page register
(PSVPAG), DO and REPEAT registers (DOSTART,
DOEND, DCOUNT and RCOUNT), and Program
Counter (PC). The working registers can act as data,
address or offset registers. All registers are memory
mapped. W0 acts as the W register for file register
addressing.
Some of these registers have a shadow register asso-
ciated with each of them, as shown in Figure 2-1. The
shadow register is used as a temporary holding register
and can transfer its contents to or from its host register
upon the occurrence of an event. None of the shadow
registers are accessible directly. The following rules
apply for transfer of registers into and out of shadows.
PUSH.S and POP.S
W0, W1, W2, W3, SR (DC, N, OV, Z and C bits
only) are transferred.
DO instruction
DOSTART, DOEND, DCOUNT shadows are
pushed on loop start, and popped on loop end.
When a byte operation is performed on a working reg-
ister, only the Least Significant Byte (LSB) of the target
register is affected. However, a benefit of memory
mapped working registers is that both the Least and
Most Significant Bytes can be manipulated through
byte wide data memory space accesses.
2.2.1
SOFTWARE STACK POINTER/
FRAME POINTER
The dsPIC DSC devices contain a software stack.
W15 is the dedicated software Stack Pointer (SP), and
will be automatically modified by exception processing
and subroutine calls and returns. However, W15 can be
referenced by any instruction in the same manner as all
other W registers. This simplifies the reading, writing
and manipulation of the Stack Pointer (e.g., creating
stack frames).
W15 is initialized to 0x0800 during a Reset. The user
may reprogram the SP during initialization to any
location within data space.
W14 has been dedicated as a Stack Frame Pointer as
defined by the LNK and ULNK instructions. However,
W14 can be referenced by any instruction in the same
manner as all other W registers.
2.2.2
STATUS REGISTER
The dsPIC DSC core has a 16-bit Status Register (SR),
the LSB of which is referred to as the SR Low Byte
(SRL) and the Most Significant Byte (MSB) as the SR
High Byte (SRH). See Figure 2-1 for SR layout.
SRL contains all the MCU ALU operation status flags
(including the Z bit), as well as the CPU Interrupt Prior-
ity Level status bits, IPL<2:0>, and the REPEAT active
status bit, RA. During exception processing, SRL is
concatenated with the MSB of the PC to form a com-
plete word value which is then stacked.
The upper byte of the SR register contains the DSP
Adder/Subtracter status bits, the DO Loop Active bit
(DA) and the Digit Carry (DC) status bit.
2.2.3
PROGRAM COUNTER
The Program Counter is 23 bits wide. Bit 0 is always
clear. Therefore, the PC can address up to 4M
instruction words.
Note:
In order to protect against misaligned
stack accesses, W15<0> is always clear.
相關PDF資料 |
PDF描述 |
|---|---|
| DSPIC30F6010A-30I/PF | IC DSPIC MCU/DSP 144K 80TQFP |
| DSPIC30F6013A-30I/PF | IC DSPIC MCU/DSP 132K 80TQFP |
| DSPIC30F6014-30I/PF | IC DSPIC MCU/DSP 144K 80TQFP |
| DSPIC33EP512MU814-I/PL | IC DSC 16BIT 512KB 144LQFP |
| DSPIC33EP64MC504-E/TL | IC DSC 16BIT 64KB FLASH 44-VTLA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DSPIC30F6010-20I/PF | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 20MHz 144KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| DSPIC30F6010-20I/PF | 制造商:Microchip Technology Inc 功能描述:16BIT 20MIPS DSPIC SMD 30F6010 |
| DSPIC30F6010-30I/PF | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 30MHz 144KB Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| DSPIC30F6010-30I/PF | 制造商:Microchip Technology Inc 功能描述:16BIT 30MIPS DSPIC SMD 30F6010 |
| DSPIC30F6010-30I/PF | 制造商:Microchip Technology Inc 功能描述:Digital Signal Processor IC Frequency Ma |
發(fā)布緊急采購，3分鐘左右您將得到回復。