Note: tr
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� DS3896MX
寤犲晢锛� National Semiconductor
鏂囦欢闋佹暩(sh霉)锛� 8/10闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC TXRX BTL TRAPEZIODAL 20-SOIC
妯欐簴鍖呰锛� 1,000
椤炲瀷锛� 鏀剁櫦(f膩)鍣�
椹�(q奴)鍕曞櫒/鎺ユ敹鍣ㄦ暩(sh霉)锛� 8/8
闆绘簮闆诲锛� 4.75 V ~ 5.25 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 20-SOIC锛�0.295"锛�7.50mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 20-SOIC
鍖呰锛� 甯跺嵎 (TR)
鍏跺畠鍚嶇ū锛� *DS3896MX
OBSOLETE
SNOSBX0D 鈥� JANUARY 1996 鈥� REVISED FEBRUARY 2013
Note: tr = tf 鈮� 5 ns from 10% to 90%
Figure 7. Propagation Delay from T/R pin to An or Bn
Note: tr = tf = 2 ns from 10% to 90%
Figure 8. Receiver Noise Immunity: 鈥淣o Response at Output鈥� Input Waveforms
Note: tr = tf 鈮� 5 ns from 10% to 90%
Figure 9. Driver Plus Receiver Delays
Copyright 1996鈥�2013, Texas Instruments Incorporated
7
Product Folder Links: DS3896 DS3897
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
IDTCV115FPVG8 IC FLEXPC CLK PROGR P4 56-SSOP
IDTCV115-2PVG8 IC FLEXPC CLK PROGR P4 56-TSSOP
VI-24M-MX-F3 CONVERTER MOD DC/DC 10V 75W
M83723/72R10067 CONN RCPT 6POS WALL MT W/PINS
MS3102R20-21P CONN RCPT 9POS BOX MNT W/PINS
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
DS3896N 鍔熻兘鎻忚堪:IC TXRX BTL TRAPEZIODAL 8-DIP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鎺ュ彛 - 椹�(q奴)鍕曞櫒锛屾帴鏀跺櫒锛屾敹鐧�(f膩)鍣� 绯诲垪:- 妯欐簴鍖呰:1,000 绯诲垪:- 椤炲瀷:鏀剁櫦(f膩)鍣� 椹�(q奴)鍕曞櫒/鎺ユ敹鍣ㄦ暩(sh霉):2/2 瑕�(gu墨)绋�:RS232 闆绘簮闆诲:3 V ~ 5.5 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:16-SOIC锛�0.295"锛�7.50mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:16-SOIC 鍖呰:甯跺嵎 (TR)
DS3896N/A+ 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:Single 8-Bit Inverting Bus Transceiver
DS3896N/B+ 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:Single 8-Bit Inverting Bus Transceiver
DS3897 鍒堕€犲晢:NSC 鍒堕€犲晢鍏ㄧū:National Semiconductor 鍔熻兘鎻忚堪:BTL Trapezoidal鈶� Transceivers
DS3897J 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:4-Bit Bus Transceiver