
Maxim Integrated Products
1
Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of
any device may be simultaneously available through various sales channels. For information about device errata, go to:
www.maxim-ic.com/errata. For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or
visit Maxim’s website at www.maxim-ic.com.
DS33X162/DS33X161/DS33X82/DS33X81/
DS33X42/DS33X41/DS33X11/DS33W41/DS33W11
Ethernet Over PDH Mapping Devices
General Description
The DS33X162 family of semiconductor devices
extend 10/100/1000Mbps Ethernet LAN segments by
encapsulating MAC frames in GFP-F, HDLC, cHDLC,
or X.86 (LAPS) for transmission over PDH/TDM data
streams. The devices support the Ethernet over PDH
(EoPDH) standards for the delivery of Ethernet
Access Services, including eLAN, eLINE, and VLAN.
The
multiport
devices
support
VCAT/LCAS
for
dynamic link aggregation. The serial links support
bidirectional synchronous interconnect up to 52Mbps
over xDSL, T1/E1/J1, T3/E3, or V.35/Optical.
The devices perform store-and-forward of frames
with
Ethernet
traffic
conditioning
and
bridging
functions at wire speed. The programmability of
classification, priority queuing, encapsulation, and
bundling allows great flexibility in providing various
Ethernet services. OAM flows can be extracted and
inserted by an external processor to manage the
Ethernet service.
The voice ports of the DS33W41 and DS33W11
easily connect to external codecs for integrated voice
and data service applications.
Applications
Bonded Transparent LAN Service
LAN Extension
Ethernet Delivery Over T1/E1/J1, T3/E3,
OC-1/EC-1, G.SHDSL, or HDSL2/4
Functional Diagram
Features
10/100/1000 IEEE 802.3 MAC (MII/RMII/GMII)
with Autonegotiation and Flow Control
GFP-F/LAPS/HDLC/cHDLC Encapsulation
VCAT/LCAS Link Aggregation for Up to 16
Links
Supports Up to 200ms Differential Delay
Quality of Service (QoS) Support
VLAN, Q-in-Q, 802.1p, and DSCP Support
Ethernet Bridging and Filtering
Add/Drop OAM Frames from μP Interface
Traffic Shaping Through CIR/CBS Policing
External 256Mb, 125MHz DDR SDRAM Buffer
Parallel and SPI Microprocessor Interfaces
1.8V, 2.5V, 3.3V Supplies
IEEE 1149.1 JTAG Support
Features continued in Section 2. Ordering Information
PORTS
PART
TDM
ETHERNET
VOICE
PIN-
PACKAGE
DS33X162+
16
2
0
256 CSBGA
DS33X161+
16
1
0
256 CSBGA
DS33X82+
8
2
0
256 CSBGA
DS33X81+
8
1
0
256 CSBGA
DS33X42+
4
2
0
256 CSBGA
DS33X41+
4
1
0
256 CSBGA
DS33X11+
1
0
144 CSBGA
DS33W41+
4
1
256 CSBGA
DS33W11+
1
256 CSBGA
Note: All devices are specified over the -40
°C to +85°C industrial
operating temperature range.
+Denotes a lead-free/RoHS-compliant package.
SPI is a trademark of Motorola, Inc.
Rev: 063008
SDRAM CONTROLLER
MACs
ENET
PHYs
PROCESSOR
DDR SDRAM
TDM LIU/
FRAMER
TR
AF
FIC
MGMT
BRIDGING
8-BIT & SPI
μP INTERFACE
QoS
POLICY
BUFFER MANAGER
GFP/
LAPS/
HDLC
VOICE PORT
WAN
SERIAL
PORTS
CLAD
DS33X162