參數(shù)資料
      型號(hào): DS3174N
      廠商: Maxim Integrated Products
      文件頁(yè)數(shù): 52/234頁(yè)
      文件大?。?/td> 0K
      描述: IC QUAD DS3/E3 TXRX 400-PBGA
      產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
      Obsolescence Mitigation Program
      標(biāo)準(zhǔn)包裝: 1
      功能: 單芯片收發(fā)器
      接口: DS3,E3
      電路數(shù): 4
      電源電壓: 3.135 V ~ 3.465 V
      電流 - 電源: 725mA
      工作溫度: -40°C ~ 85°C
      安裝類型: 表面貼裝
      封裝/外殼: 400-BBGA
      供應(yīng)商設(shè)備封裝: 400-PBGA(27x27)
      包裝: 托盤
      包括: DS3 調(diào)幀器,E3 調(diào)幀器,HDLC 控制器,芯片內(nèi) BERT
      第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)當(dāng)前第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)
      DS3171/DS3172/DS3173/DS3174
      145
      Bit 5: Receive New Pattern Load (RNPL) – A zero to one transition of this bit will cause the programmed test
      pattern (QRSS, PTS, PLF[4:0}, PTF[4:0], and BSP[31:0]) to be loaded in to the receive pattern generator. This bit
      must be changed to zero and back to one for another pattern to be loaded. Loading a new pattern will forces the
      receive pattern generator out of the “Sync” state which causes a resynchronization to be initiated.
      Note: QRSS, PTS, PLF[4:0}, PTF[4:0], and BSP[31:0] must not change from the time this bit transitions from 0 to 1
      until four receive clock cycles after this bit transitions from 0 to 1. Register bit PORT.CR1.BENA must be set and
      the receive clock running in order for the pattern load to take affect.
      Bit 4: Receive Pattern Inversion Control (RPIC) – When 0, the receive incoming data stream is not altered.
      When 1, the receive incoming data stream is inverted.
      Bit 3: Manual Pattern Resynchronization (MPR) – A zero to one transition of this bit will cause the receive
      pattern generator to resynchronize to the incoming pattern. This bit must be changed to zero and back to one for
      another resynchronization to be initiated. Note: A manual resynchronization forces the receive pattern generator
      out of the “Sync” state.
      Bit 2: Automatic Pattern Resynchronization Disable (APRD) – When 0, the receive pattern generator will
      automatically resynchronize to the incoming pattern if six or more times during the current 64-bit window the
      incoming data stream bit and the receive pattern generator output bit did not match. When 1, the receive pattern
      generator will not automatically resynchronize to the incoming pattern.
      Bit 1: Transmit New Pattern Load (TNPL) – A zero to one transition of this bit will cause the programmed test
      pattern (QRSS, PTS, PLF[4:0}, PTF[4:0], and BSP[31:0]) to be loaded in to the transmit pattern generator. This bit
      must be changed to zero and back to one for another pattern to be loaded.
      Note: QRSS, PTS, PLF[4:0}, PTF[4:0], and BSP[31:0] must not change from the time this bit transitions from 0 to 1
      until four transmit clock cycles after this bit transitions from 0 to 1. Register bit PORT.CR1.BENA must be set and
      the receive clock running in order for the pattern load to take affect.
      Bit 0: Transmit Pattern Inversion Control (TPIC) – When 0, the transmit outgoing data stream is not altered.
      When 1, the transmit outgoing data stream is inverted.
      相關(guān)PDF資料
      PDF描述
      MC56F8257MLH DSC 64K FLASH 60MHZ 64-LQFP
      VE-B13-IW-B1 CONVERTER MOD DC/DC 24V 100W
      MC908QC8MDSE IC MCU 8BIT 8K FLASH 20-TSSOP
      VI-B13-IW-B1 CONVERTER MOD DC/DC 24V 100W
      VE-B13-IX-B1 CONVERTER MOD DC/DC 24V 75W
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      DS3174N+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad DS3/E3 Single Chip Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
      DS3177+ 制造商:Maxim Integrated Products 功能描述:IC TXRX DS3/E3 CSBGA
      DS3177N+ 制造商:Maxim Integrated Products 功能描述:DS3/E3 SINGLE-CHIP TRANSCEIVER - Rail/Tube 制造商:Maxim Integrated Products 功能描述:IC TXRX DS3/E3 CSBGA
      DS3177N+T 制造商:Maxim Integrated Products 功能描述:DS3/E3 SINGLE-CHIP TRANSCEIVER - Tape and Reel
      DS-318 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Plug-In Two-Way Power Divider, 5 - 500 MHz