參數(shù)資料
型號： DS3141+
廠商： Maxim Integrated Products
文件頁數(shù)： 50/88頁
文件大小： 0K
描述： IC FRAMER DS3/E3 SNGL 144CSBGA
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 160
控制器類型： DS3/E3 調(diào)幀器
接口： LIU
電源電壓： 3.135 V ~ 3.465 V
電流 - 電源： 80mA
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 144-BGA，CSPBGA
供應(yīng)商設(shè)備封裝： 144-TECSBGA（13x13）
包裝： 托盤
DS3141/DS3142/DS3143/DS3144 Single/Dual/Triple/Quad DS3/E3 Framers
54 of 88
HDLC controller stops accepting packets until either the FIFO is completely emptied or reset. If the receive HDLC
detects an incoming abort (seven or more 1s in a row), it sets the receive abort sequence-detected (RABTL) status
bit. If an abort sequence is detected in the middle of an incoming packet, then the receive HDLC controller sets the
packet status bits accordingly in the receive FIFO.
The receive HDLC controller has been designed to minimize its real-time host processor support requirements. The
256-byte receive FIFO is deep enough to store the three DS3 packets (path ID, idle signal ID, and test signal ID)
that arrive once a second. Thus, in DS3 applications the host processor only needs to read the receive HDLC FIFO
once a second to retrieve the three messages. The host processor can be notified when the beginning of a new
packet is received (receive packet-start status bit) and when the end of a packet is received (receive packet-end
status bit). Also, the host processor can be notified when the FIFO has filled beyond a programmable level called
the high watermark. The host processor reads the incoming packet data out of the receive FIFO one byte at a time.
When the receive FIFO is empty, the REMPTY bit in the HDLC information register (HIR) is set.
7.10.2 Transmit Operation
On reset, the transmit HDLC controller flushes the transmit FIFO and transmits an abort followed by either 7Eh or
FFh (depending on the setting of the TFS control bit) continuously. The transmit HDLC controller then waits until
there are at least two bytes in the transmit FIFO before starting to send the packet. The transmit HDLC
automatically adds an opening flag of 7Eh to the beginning of the packet and zero stuffs the outgoing data stream.
When the transmit HDLC controller detects that the TMEND bit in the transmit FIFO is set, it automatically
calculates and appends the 16-bit CRC checksum followed by a closing flag of 7Eh. If the FIFO is empty, the
transmit HDLC controller sends either 7Eh or FFh continuously. When new data arrives in the FIFO, the transmit
HDLC automatically transmits the opening flag and begins sending the next packet. Between consecutive packets,
there are always at least two flags. If the transmit FIFO ever empties when a packet is being sent (i.e., before the
TMEND bit is set), then the transmit HDLC controller sets the transmit FIFO underrun (TUDRL) status bit and
sends an abort of seven 1s in a row (FEh) followed by continuous transmission of either 7Eh (flags) or FFh (idle).
When the FIFO underruns, the transmit HDLC controller should be reset by the host processor.
The transmit HDLC controller has been designed to minimize its real-time host processor support requirements.
The 256-byte transmit FIFO is deep enough to store the three DS3 packets (path ID, idle signal ID, and test signal
ID) that should be sent once a second. Thus, in DS3 applications the host processor only needs to write the
transmit HDLC FIFO once a second to send the three messages. Once the host processor has written an outgoing
packet, it can monitor the transmit packet-end (TENDL) status bit to know when the packet has been sent. Also,
the host processor can be notified when the FIFO has emptied below a programmable level called the low
watermark. The host processor must never overfill the FIFO. To keep this from occurring, the host processor can
obtain the real-time depth of the transmit FIFO through the transmit FIFO level bits in the HDLC information register
(HIR).
7.10.3 HDLC Register Description
Table 7-H. HDLC Register Map
ADDR
REGISTER
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
50h
RHR
THR
RID
TID
TFS
TZSD
TCRCI
TCRCD
51h
N/A
RHWMS2
RHWMS1
RHWMS0
N/A
TLWMS2
TLWMS1
TLWMS0
54h
N/A
RHWM
TLWM
N/A
55h
ROVRL
RPEL
RPSL
RABTL
RHWML
TLWML
TUDRL
TENDL
56h
ROVRIE
RPEIE
RPSIE
RABTIE
RHWMIE
TLWMIE
TUDRIE
TENDIE
57h
N/A
REMPTY
TEMPTY
TFL3
TFL2
TFL1
TFL0
5Ch
D7
D6
D5
D4
D3
D2
D1
D0
5Dh
N/A
PS1
PS0
CBYTE
OBYTE
5Eh
D7
D6
D5
D4
D3
D2
D1
D0
5Fh
N/A
TMEND
相關(guān)PDF資料
PDF描述
DS31412N IC 12CH DS3/3 FRAMER 349-BGA
DS3150TN IC LIU T3/E3/STS-1 IND 48-TQFP
DS3154N+ IC LIU DS3/E3/STS-1 QD 144CSBGA
DS3164+ IC ATM/PACKET PHY QUAD 400-BGA
DS3170+ IC TXRX DS3/E3 100-CSBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3141+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Single DS3/E3 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS314-1010NR WAF 制造商:ON Semiconductor 功能描述:
DS31412 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12 Port DS3/E3 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS31412N 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12 Port DS3/E3 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS31415 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*