參數(shù)資料
型號： DS26334DK
廠商： Maxim Integrated Products
文件頁數(shù)： 47/121頁
文件大?。?/td> 0K
描述： KIT DESIGN FOR DS26334
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
設(shè)計(jì)資源： DS26334DK Gerber Files
標(biāo)準(zhǔn)包裝： 1
主要目的： 電信，線路接口單元（LIU）
已用 IC / 零件： DS26334
已供物品： 板，線纜，電源
DS26334 3.3V, 16-Channel, E1/T1/J1 Short/Long-Haul Line Interface Unit
31 of 121
5.6
Jitter Attenuator
The DS26334 contains an on-board jitter attenuator that can be set to a depth of either 32 or 128 bits via the JADS
bit in register GC. It can also be controlled on an individual LIU basis by settings in the IJAFDS register.
The 128-bit mode is used in applications where large excursions of wander are expected. The 32-bit mode is used
in delay sensitive applications. The characteristics of the attenuation are shown in Figure 5-9. The jitter attenuator
can be placed in either the receive path or the transmit path or none by appropriately setting the JAPS and the JAE
bits in register GC. These selections can be changed on an individual LIU basis by settings in the IJAPS and IJAE.
In order for the jitter attenuator to operate properly, a 2.048MHz clock or multiple thereof, or 1.544MHz clock or
multiple thereof, must be applied at MCLK. ITU-T specification G.703 requires an accuracy of ±50ppm for both T1
and E1 applications. AT&T Pub 62411 and ANSI specs require an accuracy of ±32ppm for T1 interfaces. On-board
circuitry adjusts either the recovered clock from the clock/data recovery block or the clock applied at the TCLK pin
to create a smooth jitter-free clock, which is used to clock data out of the jitter attenuator FIFO. It is acceptable to
provide a jittery clock at the TCLK pin if the jitter attenuator is placed on the transmit side. If the incoming jitter
exceeds either 120UIP-P (buffer depth is 128 bits) or 28UIP-P (buffer depth is 32 bits), the DS26334 will divide the
internal nominal 32.768MHz (E1) or 24.704MHz (T1) clock by either 15 or 17 instead of the normal 16 to keep the
buffer from overflowing. When the device divides by either 15 or 17, it also sets the jitter attenuator limit trip
(IJAFLT) bits in the IJAFLT register described.
Figure 5-9. Jitter Attenuation
FREQUENCY (Hz)
0dB
-20dB
-40dB
-60dB
1
10
100
1K
10K
JITTER
ATTENUAT
ION
(d
B)
100K
TR 62411 (Dec. 90)
Prohibited Area
C
ur
ve
B
C
ur
ve
A
ITU G.7XX
Prohibited Area
TBR12
Prohibited
Area
T1
E1
相關(guān)PDF資料
PDF描述
VE-JWH-EY-S CONVERTER MOD DC/DC 52V 50W
GCC19DREN CONN EDGECARD 38POS .100 EYELET
GBM36DSEH-S243 CONN EDGECARD 72POS .156 EYELET
GCC19DREH CONN EDGECARD 38POS .100 EYELET
GCC20DCST CONN EDGECARD 40POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS26334G 功能描述:電信集成電路 3.3V E1/T1/J1 16Ch Short/Long Haul LIU RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
DS26334G+ 功能描述:電信集成電路 3.3V E1/T1/J1 16Ch Short/Long Haul LIU RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
DS26334GA2 功能描述:電信集成電路 RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
DS26334GA2+ 功能描述:電信集成電路 RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
DS26334GA3 功能描述:電信集成電路 3.3V E1/T1/J1 16Ch Short/Long Haul LIU RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*