參數(shù)資料
型號: DS26324DK
廠商: Maxim Integrated Products
文件頁數(shù): 74/120頁
文件大小: 0K
描述: KIT DESIGN FOR G549DS26324
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 1
主要目的: 電信,線路接口單元(LIU)
已用 IC / 零件: G549DS26324
已供物品: 板,線纜,電源
DS26324 3.3V, 16-Channel, E1/T1/J1 Short-Haul Line Interface Unit
57 of 120
Register Address (LIUs 9–16):
2Fh
Bit #
7
6
5
4
3
2
1
0
Name
RIMPMS
AISEL
SCPD
CODE
JADS
CALEN
JAPS
JAE
Default
0
Bit 7: Receive Impedance Mode Select (RIMPMS). When this bit is set, the fully internal receive impedance
matching mode is selected, so RTIP and RRING require no external resistor. If this bit is set, the receiver line
transformer must be a 1:1 turns ratio and the RTR bit set. When reset and TS.RIMPON = 1, partially internal
receive impedance matching mode is selected and an external resistor is required to terminate the receive line.
This external resistor will be adjusted internally to the correct termination value.
Bit 6: AIS Enable During Loss (AISEL). When this bit is set, an AIS is sent to the system side upon detecting
LOS for each channel. The individual LIU register IAISEL settings will be ignored when this bit is set. When reset,
the IAISEL register will have control.
Bit 5: Short Circuit Protection Disable (SCPD). If this bit is set the short-circuit protection is disabled for all the
transmitters. The individual LIU register ISCPD settings will be ignored when this bit is set. When reset, the ISCPD
register will have control.
Bit 4: Code (CODE). If this bit is set AMI encoder/decoder is selected. The LCS register settings will be ignored
when this bit is set. If reset, the LCS register will have control.
Bit 3: Jitter Attenuator Depth Select (JADS). If this bit is set the jitter attenuator FIFO depth is 128 bits. The
settings in the IJAFDS register will be ignored if this register is set. If reset the IJAFDS register will have control.
Bit 2: Calibrate Receive Impedance Match (CALEN). This bit must be set to enable calibration of the receive
termination. If this bit is set and a 16k
resistor is on the RESREF pin, then a low-to-high transition on the CRIMP
bit will initiate a calibration cycle for the receive internal termination. The user should wait at least 5
s before
setting the CRIMP bit.
Bit 1: Jitter Attenuator Position Select (JAPS). When the JAPS bit is set, the jitter attenuator will be in the
receive path for each channel. The individual LIU register IJAPS settings will be ignored when this bit is set. When
reset, the IJAPS register will have control.
Bit 0: Jitter Attenuator Enable (JAE). When this bit is set the jitter attenuator is enabled. The settings in the IJAE
register will be ignored if this register is set. If reset, the IJAE register will have control.
相關(guān)PDF資料
PDF描述
VE-JWH-EZ-F1 CONVERTER MOD DC/DC 52V 25W
GCC18DRES CONN EDGECARD 36POS .100 EYELET
DS26334DK KIT DESIGN FOR DS26334
VE-JWH-EY-S CONVERTER MOD DC/DC 52V 50W
GCC19DREN CONN EDGECARD 38POS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS26324G 功能描述:電信集成電路 3.3V E1/T1/J1 16Ch Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
DS26324G+ 功能描述:電信集成電路 3.3V E1/T1/J1 16Ch Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
DS26324GA2 功能描述:電信集成電路 RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
DS26324GA2+ 功能描述:電信集成電路 RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
DS26324GA2+W 功能描述:電信集成電路 RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray