2) VPUP= external pullup voltag" />
參數(shù)資料
型號(hào): DS2401Z+
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 2/11頁(yè)
文件大?。?/td> 0K
描述: IC SILICON SERIAL NUMBER SOT-223
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 75
類(lèi)型: 硅序列號(hào)
應(yīng)用: PCB,網(wǎng)絡(luò)節(jié)點(diǎn),設(shè)備識(shí)別/注冊(cè)
安裝類(lèi)型: 表面貼裝
封裝/外殼: TO-261-4,TO-261AA
供應(yīng)商設(shè)備封裝: SOT-223-3
包裝: 管件
產(chǎn)品目錄頁(yè)面: 1429 (CN2011-ZH PDF)
DS2401
NOTES:
1) All voltages are referenced to ground.
2) VPUP= external pullup voltage.
3) Input load is to ground.
4) An additional reset or communication sequence cannot begin until the reset high time has expired.
5) Read data setup time refers to the time the host must pull the 1-Wire bus low to read a bit. Data is
guaranteed to be valid within 1s of this falling edge and will remain valid for 14s minimum (15s
total from falling edge on 1-Wire bus).
6) VIH is a function of the external pullup resistor and VPUP.
7) 30 nanocoulombs per 72 time slots at 5.0V.
8) At VPUP= 5.0V with a 5k pullup to VPUP and a maximum time slot of 120s.
9) Capacitance on the I/O pin could be 800pF when power is first applied. If a 5k resistor is used to
pullup the I/O line to VPUP, 5s after power has been applied the parasite capacitance will not affect
normal communications.
10) The reset low time (tRSTL) should be restricted to a maximum of 960s, to allow interrupt signaling,
otherwise it could mask or conceal interrupt pulses if this device is used in parallel with a DS2404 or
DS1994.
11) The optimal sampling point for the master is as close as possible to the end time of the tRDV period
without exceeding tRDV. For the case of a Read-One Time slot, this maximizes the amount of time for
the pullup resistor to recover to a high level. For a Read-Zero Time slot, it ensures that a read will
occur before the fastest 1-Wire device(s) releases the line.
12) The duration of the low pulse sent by the master should be a minimum of 1μs with a maximum value
as short as possible to allow time for the pullup resistor to recover the line to a high level before the
1-Wire device samples in the case of a Write-One Time or before the master samples in the case of a
Read-One Time.
PACKAGE INFORMATION
For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a “+”,
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the
drawing pertains to the package regardless of RoHS status.
PACKAGE TYPE
PACKAGE CODE
OUTLINE NO.
LAND PATTERN NO.
3 TO-92
(straight leads)
Q3+1
3 TO-92
(formed leads)
Q3+4
6 TSOC
D6+1
4 SOT-223
K3+1
2 Flip Chip
BF211#1
Refer to
相關(guān)PDF資料
PDF描述
DS2401P+ IC SILICON SERIAL NUMBER 6-TSOC
LFEC10E-3FN256C IC FPGA 10.2KLUTS 195I/O 256-BGA
LFXP6E-3Q208I IC FPGA 5.8KLUTS 142I/O 208-PQFP
LFXP6C-4Q208C IC FPGA 5.8KLUTS 142I/O 208-PQFP
ABM43DRKI CONN EDGECARD 86POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS2401Z/T&R 制造商:Maxim Integrated Products 功能描述:SER#, ST223-TRL (GENERIC) - Tape and Reel
DS2401Z+ 功能描述:序列號(hào)注冊(cè) Silicon Serial Number RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)總線(xiàn)寬度: 電源電壓-最大: 電源電壓-最小: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
DS2401Z+T&R 制造商:Maxim Integrated Products 功能描述:SILICON SERL NUMBER 4PIN SOT-223 - Tape and Reel 制造商:Maxim Integrated Products 功能描述:SILICON SERL NUMBER 4PIN SOT-223 - Cut TR (SOS) 制造商:Maxim Integrated Products 功能描述:SER#, ST223-TRL (GENERIC) LEAD FREE 制造商:Maxim Integrated Products 功能描述:IC SILICON SERIAL NUMBER SOT-223 制造商:Maxim Integrated Products 功能描述:IC SILICON SERIAL NUMBER SOT223 制造商:Maxim Integrated Products 功能描述:Serial Number Registration Silicon Serial Number 制造商:Maxim Integrated Products 功能描述:Silicon Serial Number SOT223-4 T/R
DS2401Z+T&R 功能描述:序列號(hào)注冊(cè) Silicon Serial Number RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)總線(xiàn)寬度: 電源電壓-最大: 電源電壓-最小: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
DS2401Z-02F-4D43+T 制造商:Maxim Integrated Products 功能描述: