- 您現在的位置：買賣IC網 > PDF目錄16264 > DS21Q59DK (Maxim Integrated Products)KIT DESIGN FOR DS21Q59 PDF資料下載
參數資料
| 型號： | DS21Q59DK |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 30/76頁 |
| 文件大小： | 0K |
| 描述： | KIT DESIGN FOR DS21Q59 |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 1 |
| 主要目的： | 電信，調幀器和線路接口裝置（LIU） |
| 已用 IC / 零件： | DS21Q59 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
DS21Q59 Quad E1 Transceiver
36 of 76
11.
SIGNALING OPERATION
Registers SA1 and SA16 are used to access the transmit and receive signaling function. Normally, reading these
registers accesses the receive signaling data and writing these registers sources signaling data for the transmitter.
The user can read what was written to the transmit signaling buffer by setting CCR6.5 = 1, then reading
SA1–SA16. In most applications, however, CCR6.5 should be set = 0.
11.1 Receive Signaling
Signaling data is sampled from time slot 16 in the receive data stream and copied into the receive signaling buffers.
The host can access the signaling data by reading SA1 through SA16. The signaling information in these registers
is always updated on multiframe boundaries. The SR2.7 bit in status register 2 can be used to alert the host that
new signaling data is present in the receive signaling buffers. The host has 2ms to read the signaling buffers before
they are updated.
11.2 Transmit Signaling
Insertion of signaling data from the transmit signaling buffers is enabled by setting CCR6.3 = 1. Signaling data is
loaded into the transmit signaling buffers by writing the signaling data to SA1–SA16. On multiframe boundaries, the
contents of the transmit signaling buffer is loaded into a shift register for placement in the appropriate bit position in
the outgoing data stream. The user can use the transmit multiframe interrupt in status register 2 (SR2.5) to know
when to update the signaling bits. The host has 2ms to update the signaling data. The user only needs to update
the signaling data that has changed since the last update.
11.3 CAS Operation
For CAS mode, the user must provide the CAS alignment pattern (four 0s in the upper nibble of TS16). Typically
this is done by setting the upper four bits of SA1 = 0. The lower four bits are alarm bits. The user only needs to
update the appropriate channel associated signaling data in SA2–SA16 on multiframe boundaries.
Register Name:
SA1 to SA16
Register Description:
Signaling Registers
Register Address:
30h to 3Fh
(MSB)
(LSB)
0
X
Y
X
SA1
CH1-A
CH1-B
CH1-C
CH1-D
CH16-A
CH16-B
CH16-C
CH16-D
SA2
CH2-A
CH2-B
CH2-C
CH2-D
CH17-A
CH17-B
CH17-C
CH17-D
SA3
CH3-A
CH3-B
CH3-C
CH3-D
CH18-A
CH18-B
CH18-C
CH18-D
SA4
CH4-A
CH4-B
CH4-C
CH4-D
CH19-A
CH19-B
CH19-C
CH19-D
SA5
CH5-A
CH5-B
CH5-C
CH5-D
CH20-A
CH20-B
CH20-C
CH20-D
SA6
CH6-A
CH6-B
CH6-C
CH6-D
CH21-A
CH21-B
CH21-C
CH21-D
SA7
CH7-A
CH7-B
CH7-C
CH7-D
CH22-A
CH22-B
CH22-C
CH22-D
SA8
CH8-A
CH8-B
CH8-C
CH8-D
CH23-A
CH23-B
CH23-C
CH23-D
SA9
CH9-A
CH9-B
CH9-C
CH9-D
CH24-A
CH24-B
CH24-C
CH24-D
SA10
CH10-A
CH10-B
CH10-C
CH10-D
CH25-A
CH25-B
CH25-C
CH25-D
SA11
CH11-A
CH11-B
CH11-C
CH11-D
CH26-A
CH26-B
CH26-C
CH26-D
SA12
CH12-A
CH12-B
CH12-C
CH12-D
CH27-A
CH27-B
CH27-C
CH27-D
SA13
CH13-A
CH13-B
CH13-C
CH13-D
CH28-A
CH28-B
CH28-C
CH28-D
SA14
CH14-A
CH14-B
CH14-C
CH14-D
CH29-A
CH29-B
CH29-C
CH29-D
SA15
CH15-A
CH15-B
CH15-C
CH15-D
CH30-A
CH30-B
CH30-C
CH30-D
SA16
相關PDF資料 |
PDF描述 |
|---|---|
| RCM28DCTH | CONN EDGECARD 56POS DIP .156 SLD |
| EET-ED2D152EA | CAP ALUM 1500UF 200V 20% SNAP |
| RCM28DCTD | CONN EDGECARD 56POS DIP .156 SLD |
| PLE0G681MDO1 | CAP ALUM 680UF 4V 20% RADIAL |
| PLE0E561MCO1 | CAP ALUM 560UF 2.5V 20% RADIAL |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DS21Q59L | 功能描述:網絡控制器與處理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21Q59L+ | 功能描述:網絡控制器與處理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21Q59LN | 功能描述:網絡控制器與處理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21Q59LN+ | 功能描述:網絡控制器與處理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21S07A | 制造商:Maxim Integrated Products 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。