- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97867 > DS2176QN (MAXIM INTEGRATED PRODUCTS INC) DATACOM, ELASTIC BUFFER, PQCC28 PDF資料下載
參數(shù)資料
| 型號： | DS2176QN |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | Digital Transmission Support |
| 英文描述： | DATACOM, ELASTIC BUFFER, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 9/15頁 |
| 文件大?。?/td> | 294K |
| 代理商： | DS2176QN |
DS2176
3 of 15
PIN DESCRIPTION Table 1
PIN
SYMBOL
TYPE
DESCRIPTION
1
SIGN
I
Signaling Inhibit. When low, ABCD signaling updates are disabled for
a period determined by SM0 and SM1, or until returned high.
2
RMSYNC
I
Receive Multifram Sync. Must be pulsed high at multiframe
boundaries to establish frame and multiframe alignment.
3
RCLK
I
Receive Clock. Primary 1.544 MHz clock.
4
RSER
I
Receive Serial Data. Sampled on Falling edge of RCLK.
5
6
7
8
A
B
C
D
O
Robbed-Bit Signaling Outputs.
9
SCHCLK
O
System Channel Clock. Transitions high on channel boundaries; useful
for serial to parallel conversion of channel data.
10
11
SM0
SM1
I
Signaling Modes 0 and 1. Select signaling supervision technique.
12
VSS
–
Signal Ground. 0.0 volts.
13
S/ P
I
Serial/Parallel Select. Tie to VSS for parallel backplane applications, to
VDD for serial.
14
FMS
I
Frame Mode Select. Tie to VSS to select 193S(D4) framing to VDD for
193E (extended).
15
ALN
I
Align. Recenters buffer on next system side frame boundary when
forced low.
16
SFSYNC
I
System Frame Sync. Rising edge establishes start of frame.
17
SIGFRZ
O
Signaling Freeze. When high, indicates signaling updates have been
disabled internally via a slip or externally by forcing SIGH low.
18
SMSYNC
O
System Multiframe Sync. Slip-compensated multiframe output;
indicates when signaling updates are made.
19
SBIT8
O
System Bit 8. High during the LSB time of each channel. Used to
reinsert extracted signaling into outgoing data stream.
20
SLIP
O
Frame Slip. Active low, open collector output. Held low for 65
SYSCLK cycles when a slip occurs.
21
SSER
O
System Serial Out. Updated on rising edge of SYSCLK.
22
SYSCLK
I
System Clock. 1.544 or 2.048 MHz data clock.
23
SCLKSEL
I
System Clock Select. Tie to VSS for 1.544 MHz applications, to VDD for
2.048 MHz.
24
VDD
–
Positive Supply. 5.0 volts.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2176N | DATACOM, ELASTIC BUFFER, PDIP24 |
| DS2176 | DATACOM, ELASTIC BUFFER, PDIP24 |
| DS2176Q | DATACOM, ELASTIC BUFFER, PQCC28 |
| DS2180AQ | DATACOM, FRAMER, PQCC44 |
| DS2180AQN | DATACOM, FRAMER, PQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2176QN/T&R | 制造商:Maxim Integrated Products 功能描述:T1 ELASTIC STORE PLCC IND T&R - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC BUFFER RECEIVE T1 IND 28-PLCC |
| DS2176QN/T&R | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T1 Receive Buffer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2178SN | 功能描述:IC ADAPTER CLOCK RATE 3V/5V RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| DS218 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| DS21805 | 制造商:C&K Components 功能描述:SWITCH SNAP ACTION 制造商:C&K Components 功能描述:DS21805 / Alt#: HADS0012 / Series: COMAX |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。