- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97866 > DS21604N (DALLAS SEMICONDUCTOR) PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDIP8 PDF資料下載
參數(shù)資料
| 型號： | DS21604N |
| 廠商： | DALLAS SEMICONDUCTOR |
| 元件分類： | Clock Driver |
| 英文描述： | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDIP8 |
| 封裝： | DIP-8 |
| 文件頁數(shù)： | 3/19頁 |
| 文件大?。?/td> | 368K |
| 代理商： | DS21604N |
__________Applications Information
Power-Supply Considerations
Overview
The MAX4051/MAX4052/MAX4053 and MAX4051A/
MAX4052A/MAX4053A construction is typical of most
CMOS analog switches. They have three supply pins:
V+, V-, and GND. V+ and V- are used to drive the inter-
nal CMOS switches and set the limits of the analog volt-
age on any switch. Reverse ESD-protection diodes are
internally connected between each analog signal pin
and both V+ and V-. If any analog signal exceeds V+ or
V-, one of these diodes will conduct. During normal
operation, these (and other) reverse-biased ESD diodes
leak, forming the only current drawn from V+ or V-.
Virtually all the analog leakage current comes from the
ESD diodes. Although the ESD diodes on a given signal
pin are identical, and therefore fairly well balanced,
they are reverse biased differently. Each is biased by
either V+ or V- and the analog signal. This means their
leakages will vary as the signal varies. The difference in
the two diode leakages to the V+ and V- pins consti-
tutes the analog signal path leakage current. All analog
leakage current flows between each pin and one of the
supply terminals, not to the other switch terminal. This is
why both sides of a given switch can show leakage cur-
rents of either the same or opposite polarity.
There is no connection between the analog signal
paths and GND.
MAX4051/A,
MAX4052/A,
MAX4053/A
Low-Voltage, CMOS Analog
Multiplexers/Switches
______________________________________________________________________________________
11
X
1
Table 1. Truth Table/Switch Programming
X
All switches open
0
COM–NO0
COMB–NO0B,
COMA–NO0A
COMA–NCA,
COMB–NCB,
COMC–NCC
0
1
COM–NO1
COMB–NO1B,
COMA–NO1A
COMA–NOA,
COMB–NCB,
COMC–NCC
0
1
COM–NO3
COMB–NO3B,
COMA–NO3A
COMA–NOA,
COMB–NOB,
COMC–NCC
1
0
COM–NO2
COMB–NO2B,
COMA–NO2A
COMA–NCA,
COMB–NOB,
COMC–NCC
0
1
COM–NO5
COMB–NO1B,
COMA–NO1A
COMA–NOA,
COMB–NCB,
COMC–NOC
0
COM–NO4
COMB–NO0B,
COMA–NO0A
COMA–NCA,
COMB–NCB,
COMC–NOC
1
0
1
0
1
COM–NO7
COMB–NO3B,
COMA–NO3A
COMA–NOA,
COMB–NOB,
COMC–NOC
1
0
COM–NO6
COMB–NO2B,
COMA–NO2A
COMA–NCA,
COMB–NOB,
COMC–NOC
1
0
1
0
X = Don’t care
* ADDC not present on MAX4052.
Note: NO and COM pins are identical and interchangeable. Either may be considered an input or output; signals pass equally well
in either direction.
ON SWITCHES
ADDRESS BITS
ADDB
ADDA
MAX4051/
MAX4051A
MAX4052/
MAX4052A
MAX4053/
MAX4053A
ADDC*
INH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS21604SN | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| DS21610QN | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC28 |
| DS21610SN | 21610 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| DS2164Q | A/MU-LAW, ADPCM CODEC, PQCC28 |
| DS2165QL | A/MU-LAW, ADPCM CODEC, PQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS21604SN | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 3.3/5V Clock Rate Adapter RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| DS2160N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| DS2160Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Data Encryption Processor |
| DS2160QN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| DS21610 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:3.3V/5V Clock Rate Adapter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。