- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄97866 > DS21600N (DALLAS SEMICONDUCTOR) PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDIP8 PDF資料下載
參數(shù)資料
| 型號(hào)： | DS21600N |
| 廠商： | DALLAS SEMICONDUCTOR |
| 元件分類： | Clock Driver |
| 英文描述： | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDIP8 |
| 封裝： | DIP-8 |
| 文件頁(yè)數(shù)： | 2/17頁(yè) |
| 文件大?。?/td> | 813K |
| 代理商： | DS21600N |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
MAX4012/MAX4016/MAX4018/MAX4020
Detailed Description
The MAX4012/MAX4016/MAX4018/MAX4020 are sin-
gle-supply, rail-to-rail, voltage-feedback amplifiers that
employ current-feedback techniques to achieve
600V/s slew rates and 200MHz bandwidths. Excellent
harmonic distortion and differential gain/phase perfor-
mance make these amplifiers an ideal choice for a wide
variety of video and RF signal-processing applications.
The output voltage swing comes to within 50mV of each
supply rail. Local feedback around the output stage
assures low open-loop output impedance to reduce
gain sensitivity to load variations. This feedback also
produces demand-driven current bias to the output
transistors for ±120mA drive capability, while constrain-
ing total supply current to less than 7mA. The input
stage permits common-mode voltages beyond the nega-
tive supply and to within 2.25V of the positive supply rail.
Applications Information
Choosing Resistor Values
Unity-Gain Configuration
The MAX4012/MAX4016/MAX4018/MAX4020 are inter-
nally compensated for unity gain. When configured for
unity gain, the devices require a 24
resistor (RF) in
series with the feedback path. This resistor improves
AC response by reducing the Q of the parallel LC cir-
cuit formed by the parasitic feedback capacitance and
inductance.
Inverting and Noninverting Configurations
Select the gain-setting feedback (RF) and input (RG)
resistor values to fit your application. Large resistor val-
ues increase voltage noise and interact with the amplifi-
er’s input and PC board capacitance. This can
generate undesirable poles and zeros and decrease
bandwidth or cause oscillations. For example, a nonin-
verting gain-of-two configuration (RF = RG) using 1k
resistors, combined with 1pF of amplifier input capaci-
tance and 1pF of PC board capacitance, causes a pole
at 159MHz. Since this pole is within the amplifier band-
width, it jeopardizes stability. Reducing the 1k
resis-
tors to 100
extends the pole frequency to 1.59GHz,
but could limit output swing by adding 200
in parallel
with the amplifier’s load resistor. Table 1 shows sug-
gested feedback, gain resistors, and bandwidth for
several gain values in the configurations shown in
Figures 1a and 1b.
Layout and Power-Supply Bypassing
These amplifiers operate from a single 3.3V to 11V power
supply or from dual supplies to ±5.5V. For single-supply
operation, bypass VCC to ground with a 0.1F capacitor
as close to the pin as possible. If operating with dual sup-
plies, bypass each supply with a 0.1F capacitor.
Low-Cost, High-Speed, Single-Supply
Op Amps with Rail-to-Rail Outputs
10
______________________________________________________________________________________
IN
RG
VOUT = [1+ (RF / RG)] VIN
RF
RTO
RTIN
RO
VOUT
MAX40_ _
IN
RG
VOUT = -(RF / RG) VIN
RF
RTO
RS
RTIN
RO
VOUT
MAX40_ _
Figure 1a. Noninverting Gain Configuration
Figure 1b. Inverting Gain Configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2155LN | DATACOM, FRAMER, PQFP100 |
| DS21602N | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDIP8 |
| DS21602SN | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| DS21604N | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDIP8 |
| DS21604SN | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS21600N+ | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 3.3/5V Clock Rate Adapter RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| DS21600SN | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 3.3/5V Clock Rate Adapter RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| DS21600SN/T&R | 制造商:Maxim Integrated Products 功能描述:DS21600SN SOIC IND T&R - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC CLOCK RATE ADAPTER 16SOIC 制造商:Maxim Integrated Products 功能描述:Clock Generators & Support Products 3.3/5V Clock Rate Adapter |
| DS21600SN/T&R | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 3.3/5V Clock Rate Adapter RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| DS21600SN+ | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 3.3/5V Clock Rate Adapter RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。