- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97866 > DS2155G (MAXIM INTEGRATED PRODUCTS INC) DATACOM, FRAMER, PBGA100 PDF資料下載
參數(shù)資料
| 型號： | DS2155G |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | Digital Transmission Controller |
| 英文描述： | DATACOM, FRAMER, PBGA100 |
| 封裝： | 10 X 10 MM, 0.80 MM PITCH, CSBGA-100 |
| 文件頁數(shù)： | 11/12頁 |
| 文件大?。?/td> | 500K |
| 代理商： | DS2155G |
MAX4003
100MHz to 2500MHz, 45dB RF Detector
in a UCSP
8
_______________________________________________________________________________________
Detailed Description
The MAX4003 logarithmic amplifier comprises four
main amplifier/limiter stages, each with a small-signal
gain of 10dB. The output stage of each amplifier/limiter
stage is applied to a full-wave rectifier (detector). A
detector stage also precedes the first stage. In total,
five detectors, each separated by 10dB, comprise the
logarithmic amplifier strip (see Functional Diagram).
A portion of the PA output power is coupled into RFIN
of the logarithmic amplifier detector through a direction-
al coupler, and is applied to the logarithmic amplifier
strip. Each detector stage generates a rectified current,
and these currents are summed to form a logarithmic
function. The detected output is applied to a high-gain
transconductance (gm) stage, which is buffered and
then applied to OUT. OUT is applied to an ADC typical-
ly found in the baseband IC which, in turn, controls the
PA biasing with its DAC output (Figure 1).
In a control loop, the detector output voltage range is
approximately 0.36V for the minimum input signal,
-45dBm, to 1.45V at the maximum input range, 0dBm.
The logarithmic intercept of the detector output with
respect to the RF input can be obtained by drawing a
best fit line of the Output Voltage vs. RF Input Power
graph. The logarithmic slope is defined as the change
in the detector output vs. the change in RF input. The
MAX4003 slope at low frequencies is approximately
25.5mV/dB. Variation in temperature and supply volt-
age does not alter the slope significantly, as shown in
the Typical Operating Characteristics.
Applications Information
Filter Capacitor and Transient Response
In general, the choice of filter only partially determines
the time-domain response of a PA detector loop.
However, some simple conventions may be applied to
discuss transient response. A large filter capacitor,
CCLPF, dominates time-domain response, but the loop
bandwidth remains a factor of the PA gain-control range
(see Typical Operating Characteristics). The bandwidth
is maximized at power outputs near the center of the
PA’s range and minimized at the low and high power lev-
els, when the slope of the gain control curve is lowest.
A smaller valued CCLPF results in an increased-loop
bandwidth inversely proportional to the capacitor value.
Inherent phase lag in the PA’s control path, usually
caused by parasitics at the OUT pin, ultimately results
in the addition of complex poles in the AC loop equa-
tion. To avoid this secondary effect, experimentally
determine the lowest usable CCLPF for the power ampli-
VCC
OUT
N.C.
GND
CLPF
GND
RFIN
MAX4003
SHDN
VCC
XX
PA
50
50
CCLPF
0.01
F
TRANSMITTER
DAC
ADC
BASEBAND
IC
Figure 1. MAX4003 Typical Application Circuit
Pin Description
PIN
MAX/
Thin QFN
UCSP
NAME
DESCRIPTION
1A1
RFIN
RF Input. Requires off-chip 50
impedance match.
2A2
SHDN
Shutdown Input. A logic LOW on
SHDN shuts down the entire IC.
3, 5
A3, C3
GND
Ground. Connect to PC board ground plane.
4B3
CLPF
Lowpass Filter Connection. Connect external capacitor between CLPF and GND to set the
control-loop bandwidth.
6—
N.C.
No Connection. Leave this pin unconnected or connect to GND.
7C2
OUT
Detector Output. Connect this buffer output to baseband ADC.
8
B1, C1
VCC
Supply Voltage. Bypass with capacitor as close to the pin as possible. The bypass capacitor
must not share its ground vias with any other branches.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS21600SN | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| DS21600N | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDIP8 |
| DS2155LN | DATACOM, FRAMER, PQFP100 |
| DS21602N | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDIP8 |
| DS21602SN | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2155G/T&R | 制造商:Maxim Integrated Products 功能描述:DS2155 T1/E1/J1 SCT 100P CSBGA T&R - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC LIU T1/E1/J1 SCT 100P CSBGA 制造商:Maxim Integrated Products 功能描述:Network Controller & Processor ICs T1/E1/J1 Transceiver |
| DS2155G/T&R | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T1/E1/J1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2155G+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T1/E1/J1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2155G+T&R | 制造商:Maxim Integrated Products 功能描述:FRAMER E1/J1/T1 3.3V 100CSBGA - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC TXRX T1/E1/J1 1 CHIP 100CSBGA 制造商:Maxim Integrated Products 功能描述:Network Controller & Processor ICs T1/E1/J1 Transceiver |
| DS2155G+T&R | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T1/E1/J1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。