- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9186 > DS1881E-050+T&R (Maxim Integrated Products)IC DGTL POT NV 2CH 45K 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | DS1881E-050+T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 6/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DGTL POT NV 2CH 45K 16TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 接片： | 64 |
| 電阻（歐姆）： | 45k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 750 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | I²C（設(shè)備位址） |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
DS1881
Dual NV Audio Taper Digital Potentiometer
14
____________________________________________________________________
setup time (see Figure 4) before the next rising edge of
SCL during a bit read. The device shifts out each bit of
data on SDA at the falling edge of the previous SCL
pulse and the data bit is valid at the rising edge of the
current SCL pulse. Remember that the master gener-
ates all SCL clock pulses including when it is reading
bits from the slave.
Acknowledgement (ACK and NACK): An Acknowledge-
ment (ACK) or Not Acknowledge (NACK) is always the
9th bit transmitted during a byte transfer. The device
receiving data (the master during a read or the slave
during a write operation) performs an ACK by transmit-
ting a zero during the 9th bit. A device performs a
NACK by transmitting a one during the 9th bit. Timing
(Figure 4) for the ACK and NACK is identical to all other
bit writes. An ACK is the acknowledgment that the
device is properly receiving data. A NACK is used to
terminate a read sequence or as an indication that the
device is not receiving data.
STOP
CONDITION
OR REPEATED
START
CONDITION
REPEATED IF MORE BYTES
ARE TRANSFERRED
ACK
START
CONDITION
ACK
ACKNOWLEDGEMENT
SIGNAL FROM RECEIVER
ACKNOWLEDGEMENT
SIGNAL FROM RECEIVER
SLAVE ADDRESS
MSB
SCL
SDA
R/W
DIRECTION
BIT
12
6
7
8
9
12
8
9
3–7
Figure 3. Data Transfer Protocol
SDA
SCL
tHD:STA
tLOW
tHIGH
tR
tF
tHD:DAT
tSU:DAT
REPEATED
START
tSU:STA
tHD:STA
tSU:STO
tSP
STOP
START
tBUF
NOTE: TIMING IS REFERENCED TO VIL(MAX) AND VIH(MIN).
Figure 4. I2C Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72V70840DA | IC DGTL SW 4096X4096 144-TQFP |
| IDT72V71643BC8 | IC DGTL SW 4096X4096 144-BGA |
| DS3904U-020+T&R | IC POT NV TRIPLE 128POS 8-USOP |
| MS3106R24-79P | CONN PLUG 5POS STRAIGHT W/PINS |
| IDT72V90823BC | IC DGTL SW 2048X2048 100-BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1881Z-045 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Dual NV Audio Taper Digital Potentiometer |
| DS1881Z-045R | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Dual NV Audio Taper Digital Potentiometer |
| DS1881Z-045T | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Dual NV Audio Taper Digital Potentiometer |
| DS1881Z-050 | 制造商:Maxim Integrated Products 功能描述:DUAL NV 45K AUDIO POT SOIC 16 - Rail/Tube |
| DS1881Z-050/T&R | 制造商:Maxim Integrated Products 功能描述:DUAL NV 45K AUDIO POT SOIC-16 TRL - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。