- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9174 > DS1868E-50+T&R (Maxim Integrated Products)IC POT DIGITAL DUAL 50K 20-TSSOP PDF資料下載
參數(shù)資料
| 型號： | DS1868E-50+T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 10/14頁 |
| 文件大小： | 0K |
| 描述： | IC POT DIGITAL DUAL 50K 20-TSSOP |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 2,500 |
| 接片： | 256 |
| 電阻（歐姆）： | 50k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標準值 750 ppm/°C |
| 存儲器類型： | 易失 |
| 接口： | 3 線串口 |
| 電源電壓： | 2.7 V ~ 3.3 V，4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 20-TSSOP |
| 包裝： | 帶卷 (TR) |
DS1868
5 of 14
STACKED CONFIGURATION Figure 3
CASCADE OPERATION
A feature of the DS1868 is the ability to control multiple devices from a single processor. Multiple
DS1868s can be linked or daisy chained as shown in Figure 4. As a data bit is entered into the I/O shift
register of the DS1868 a bit will appear at the COUT output after a minimum delay of 50 nanoseconds. The
stack select bit of the DS1868 will always be the first out the part at the beginning of a transaction. The
COUT pin will always have the value of the stack select bit (b0) when RST is inactive.
CASCADING MULTIPLE DEVICES Figure 4
The COUT output of the DS1868 can be used to drive the DQ input of another DS1868. When connecting
multiple devices, the total number of bits transmitted is always 17 times the number of DS1868s in the
daisy chain.
An optional feedback resistor can be placed between the COUT terminal of the last device and the first
DS1868 DQ, input thus allowing the controlling processor to read, as well as, write data, or circularly
clock data through the daisy chain. The value of the feedback or isolation resistor should be in the range
from 2 to 10 kohms.
When reading data via the COUT pin and isolation resistor, the DQ line is left floating by the reading
device. When RST is driven high, bit 17 is present on the COUT pin, which is fed back to the input DQ
pin through the isolation resistor. When the CLK input transitions low to high, bit 17 is loaded into the
first position of the I/O shift register and bit 16 becomes present on COUT and DQ of the next device. After
17 bits (or 17 times the number of DS1868s in the daisy chain), the data has shifted completely around
and back to its original position. When RST transitions to the low state to end data transfer, the value (the
same as before the read occurred) is loaded into the wiper-0, wiper-1, and stack select bit I/O register.
相關PDF資料 |
PDF描述 |
|---|---|
| DS1868E-100+T&R | IC POT DIGITAL DUAL 100K 20TSSOP |
| DS1847B-010+T&R | IC RES TEMP-CNTRL 10/10K 16-BGA |
| DS1847B-050+T&R | IC RES TEMP-CNTRL 50/10K 16-BGA |
| MAX5408ETE+ | IC POT DGTL DUAL AUDIO 16-TQFN |
| MAX5410ETE+ | IC POT DGTL DUAL AUDIO 16-TQFN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS1868EN-010 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Potentiometer |
| DS1868EN-050 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Potentiometer |
| DS1868EN-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Potentiometer |
| DS1868N-010 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Potentiometer |
| DS1868N-050 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Potentiometer |
發(fā)布緊急采購，3分鐘左右您將得到回復。