- 您現在的位置：買賣IC網 > PDF目錄9395 > DS1844E-010+ (Maxim Integrated Products)IC POT DIG QUAD 10K 20-TSSOP PDF資料下載
參數資料
| 型號： | DS1844E-010+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 9/14頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC POT DIG QUAD 10K 20-TSSOP |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 74 |
| 接片： | 64 |
| 電阻（歐姆）： | 10k |
| 電路數： | 4 |
| 溫度系數： | 標準值 750 ppm/°C |
| 存儲器類型： | 易失 |
| 接口： | 2 線串行（設備位址）或 5 線串行 |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 20-TSSOP |
| 包裝： | 管件 |
| 產品目錄頁面： | 1430 (CN2011-ZH PDF) |
DS1844
4 of 14
Data valid: The state of the data line represents valid data when, after a START condition, the data line
is stable for the duration of the HIGH period of the clock signal. The data on the line can be changed
during the LOW period of the clock signal. There is one clock pulse per bit of data. Figure 4 details how
data transfer is accomplished on the two-wire bus. Depending upon the state of the R/W bit, two types of
data transfer are possible.
Each data transfer is initiated with a START condition and terminated with a STOP condition. The
number of data bytes transferred between START and STOP conditions is not limited and is determined
by the master device. The information is transferred byte-wise and each receiver acknowledges with a 9th
bit.
Within the bus specifications a regular mode (100 kHz clock rate) and a fast mode (400 kHz clock rate)
are defined. The DS1844 works in both modes.
Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the
reception of each byte. The master device must generate an extra clock pulse which is associated with this
acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of
course, setup and hold times must be taken into account. A master must signal an end of data to the slave
by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case,
the slave must leave the data line HIGH to enable the master to generate the STOP condition.
1.
Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master
is the command/control byte. Next follows a number of data bytes. The slave returns an
acknowledge bit after each received byte.
2.
Data transfer from a slave transmitter to a master receiver. The 1st byte (the command/control
byte) is transmitted by the master. The slave then returns an acknowledge bit. Next follows a
number of data bytes transmitted by the slave to the master. The master returns an acknowledge
bit after all received bytes other than the last byte. At the end of the last received byte, a ‘not
acknowledge’ can be returned.
The master device generates all serial clock pulses and the START and STOP conditions. A transfer is
ended with a STOP condition or with a repeated START condition. Since a repeated START condition is
also the beginning of the next serial transfer, the bus will not be released.
The DS1844 may operate in the following two modes:
1.
Slave receiver mode: Serial data and clock are received through SDA and SCL, respectively. After
each byte is received, an acknowledge bit is transmitted. START and STOP conditions are
recognized as the beginning and end of a serial transfer. Address recognition is performed by
hardware after reception of the slave (device) address and direction bit.
2.
Slave transmitter mode: The 1st byte is received and handled as in the slave receiver mode.
However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial
data is transmitted on SDA by the DS1844 while the serial clock is input on SCL. START and
STOP conditions are recognized as the beginning and end of a serial transfer.
相關PDF資料 |
PDF描述 |
|---|---|
| VI-J4T-MZ | CONVERTER MOD DC/DC 6.5V 25W |
| VI-B23-MY-F4 | CONVERTER MOD DC/DC 24V 50W |
| DS1244W-120+ | IC NVSRAM 256KBIT 120NS 28DIP |
| DS1806E-100+ | IC POT DIG SEXTET 100K 20-TSSOP |
| MS27467P13A4S | CONN PLUG 4POS STRAIGHT W/SCKT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DS1844E-010/T&R | 制造商:Maxim Integrated Products 功能描述:QUAD DIG. POT 10KOHM 20L TSSOP T&R - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC POT DIG QUAD 10K 20-TSSOP |
| DS1844E-010/T&R | 功能描述:數字電位計 IC RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數:35 PPM / C 容差:25 % POT 數量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| DS1844E-010+ | 功能描述:數字電位計 IC Quad RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數:35 PPM / C 容差:25 % POT 數量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| DS1844E-010+T&R | 制造商:Maxim Integrated Products 功能描述:DGTL POTENTIOMETER 64POS 10KOHM QUAD 20TSSOP - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC POT DIG QUAD 10K 20-TSSOP |
| DS1844E-010+T&R | 功能描述:數字電位計 IC Quad RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數:35 PPM / C 容差:25 % POT 數量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。