- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9359 > DS1844-100+ (Maxim Integrated Products)IC POT DIG QUAD 100K 20-DIP PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1844-100+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 14/14頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC POT DIG QUAD 100K 20-DIP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 18 |
| 接片： | 64 |
| 電阻（歐姆）： | 100k |
| 電路數(shù)： | 4 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 750 ppm/°C |
| 存儲(chǔ)器類型： | 易失 |
| 接口： | 2 線串行（設(shè)備位址）或 5 線串行 |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 20-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 20-PDIP |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 1430 (CN2011-ZH PDF) |
DS1844
9 of 14
5-WIRE SERIAL INTERFACE
AC ELECTRICAL CHARACTERISTICS
(-40°C to +85°C; VCC=2.7V to 5.5V)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Port Select Setup
tSETUP
30
ns
14, 21
R/ W Setup
tSETUP
30
ns
14, 21
Clock Frequency
fCLK
DC
5
MHz
14, 15
Width of CLK Pulse
tCH
50
ns
14, 15
Data Setup Time
tDC
30
ns
14, 15
Data Hold Time
tCDH
0
ns
14, 15
Progapation Delay Time High to Low
Level Clock to Output
tDV
40
ns
14, 15
RST High to Clock Input High
tCC
50
ns
14, 15
RST Low from Clock Input High
tHLT
50
ns
14, 15
RST Inactive
tRLT
125
ns
14, 15
CLK Rise Time, CLK Fall Time
tCR
50
ns
14, 15
NOTES:
1.
All voltages are referenced to ground.
2.
I/O pins of fast mode devices must not obstruct the SDA and SCL lines if VCC is switched off.
3.
ICC specified with SDA pin open.
4.
ISTBY specified with for VCC equal 3.0V and 5.0V and control port logic pins are driven to the
appropriate logic levels. Appropriate logic levels specify that logic inputs are within a 0.5-volt of
ground or VCC for the corresponding inactive state.
5.
After this period, the first clock pulse is generated.
6.
A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the
VIH MIN of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
7.
The maximum tHD:DAT has only to be met if the device does not stretch the LOW period (tLOW ) of
the SCL.
8.
A fast mode device can be used in a standard mode system, but the requirement tSU:DAT > 250 ns
must then be met. This will automatically be the case if the device does not stretch the LOW
period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must
output the next data bit to the SDA line tRMAX + tSU:DAT = 1000+250=1250 ns before the SCL line
is released.
9.
CB - total capacitance of one bus line in picofarads, timing referenced to (0.9)(VCC) and (0.1)
(VCC).
10.
Typical values are for ta = 25°C and nominal supply voltage.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1673E-5+ | IC CTRLR SYSTEM PORT 5V 20-TSSOP |
| DS1844-010+ | IC POT DIG QUAD 10K 20-DIP |
| DS18030-100+ | IC POT DUAL ADDRESS 100K 16-DIP |
| DS1803E-100+ | IC POT DUAL ADDRESS 100K 14TSSOP |
| DS1374C-18# | IC RTC I2C W/CHARGER 16-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1844-100+ | 功能描述:數(shù)字電位計(jì) IC Quad RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| DS1844-100E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Potentiometer |
| DS1844-100S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Potentiometer |
| DS1844-10E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Potentiometer |
| DS1844-10S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Potentiometer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。