ANALOG RESISTOR CHARACTERISTICS (-40掳C to +85掳C; VCC=2.7V to 5.5V)
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� DS1844-010+
寤犲晢锛� Maxim Integrated Products
鏂囦欢闋佹暩(sh霉)锛� 13/14闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC POT DIG QUAD 10K 20-DIP
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 18
鎺ョ墖锛� 64
闆婚樆锛堟瓙濮嗭級锛� 10k
闆昏矾鏁�(sh霉)锛� 4
婧害绯绘暩(sh霉)锛� 妯�(bi膩o)婧�(zh菙n)鍊� 750 ppm/°C
瀛樺劜鍣ㄩ鍨嬶細 鏄撳け
鎺ュ彛锛� 2 绶氫覆琛岋紙瑷�(sh猫)鍌欎綅鍧€锛夋垨 5 绶氫覆琛�
闆绘簮闆诲锛� 2.7 V ~ 5.5 V
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 閫氬瓟
灏佽/澶栨锛� 20-DIP锛�0.300"锛�7.62mm锛�
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 20-PDIP
鍖呰锛� 绠′欢
鐢�(ch菐n)鍝佺洰閷勯爜闈細 1430 (CN2011-ZH PDF)
DS1844
8 of 14
ANALOG RESISTOR CHARACTERISTICS (-40掳C to +85掳C; VCC=2.7V to 5.5V)
PARAMETER
SYMBOL CONDITION
MIN
TYP
MAX
UNITS NOTES
End-to-End Resistor
Tolerance
-20
+20
%
25
Absolute Linearity
-0.5
+0.5
LSB
16
Relative Linearity
-0.25
+0.25
LSB
17
-3dB Cutoff frequency
fcutoff
kHz
13
Temperature Coefficent
750
ppm/掳C
18
2-WIRE ADDRESSABLE INTERFACE
AC ELECTRICAL CHARACTERISTICS
(-40掳C to +85掳C; VCC=2.7V to 5.5V)
PARAMETER
SYMBOL CONDITION
MIN
TYP
MAX
UNITS NOTES
Port Select Setup
tSETUP
30
ns
20,22
SCL Clock Frequency
fSCL
0
400
100
kHz
*,8
**,22
Bus Free Time Between
STOP and START Condition
tBUF
1.3
4.7
s
*,8
**,22
Hold Time (repeated)
START Condition
tHD:STA
0.6
4.0
s
*,5,8
**,22
Low Period of SCL Clock
tLOW
1.3
4.7
s
*,8
**,22
High Period of SCL Clock
tHIGH
0.6
4.0
s
*,8
**,22
Data Hold Time
tHD:DAT
0
0.9
s
*,6,7,
**,22
Data Setup Time
tSU:DAT
100
250
ns
*,8
**,22
Rise Time of Both SDA and
SCL Signals
tR
20+0.1CB
300
1000
ns
*,9
**,22
Fall Time of Both SDA and
SCL Signals
tF
20+0.1CB
300
ns
*,9
**,22
Setup Time for STOP
Condition
tSU:STO
0.6
4.0
s
*,
**,22
Capacitive Load for each
Bus Line
CB
400
pF
9
* fast mode
** standard mode
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
DS18030-100+ IC POT DUAL ADDRESS 100K 16-DIP
DS1803E-100+ IC POT DUAL ADDRESS 100K 14TSSOP
DS1374C-18# IC RTC I2C W/CHARGER 16-SOIC
DS1846E-010+ IC NV TRI-POT MEM MON 20TSSOP
VI-B3B-MW-F3 CONVERTER MOD DC/DC 95V 100W
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
DS1844-010+ 鍔熻兘鎻忚堪:鏁�(sh霉)瀛楅浕浣嶈▓ IC Quad RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩(sh霉):35 PPM / C 瀹瑰樊:25 % POT 鏁�(sh霉)閲�:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁�(sh霉)瀛楁帴鍙�:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel
DS1844-050 鍔熻兘鎻忚堪:鏁�(sh霉)瀛楅浕浣嶈▓ IC RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩(sh霉):35 PPM / C 瀹瑰樊:25 % POT 鏁�(sh霉)閲�:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁�(sh霉)瀛楁帴鍙�:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel
DS1844-050+ 鍔熻兘鎻忚堪:鏁�(sh霉)瀛楅浕浣嶈▓ IC Quad RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩(sh霉):35 PPM / C 瀹瑰樊:25 % POT 鏁�(sh霉)閲�:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁�(sh霉)瀛楁帴鍙�:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel
DS1844-10 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:Digital Potentiometer
DS1844-100 鍔熻兘鎻忚堪:鏁�(sh霉)瀛楅浕浣嶈▓ IC RoHS:鍚� 鍒堕€犲晢:Maxim Integrated 闆婚樆:200 Ohms 婧害绯绘暩(sh霉):35 PPM / C 瀹瑰樊:25 % POT 鏁�(sh霉)閲�:Dual 姣� POT 鍒嗘帴闋�:256 寮у埛瀛樺劜鍣�:Volatile 绶╂矕鍒�: 鏁�(sh霉)瀛楁帴鍙�:Serial (3-Wire, SPI) 鎻忚堪/鍔熻兘:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 宸ヤ綔闆绘簮闆诲:1.7 V to 5.5 V 闆绘簮闆绘祦:27 uA 鏈€澶у伐浣滄韩搴�:+ 125 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFN-16 灏佽:Reel