device is powered by either VCC, " />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� DS1511W+
寤犲晢锛� Maxim Integrated Products
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 9/22闋�(y猫)
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC RTC WDOG Y2K 3.3V 28-EDIP
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 12
椤�(l猫i)鍨嬶細 鏅�(sh铆)閻�/鏃ユ
鐗归粸(di菐n)锛� 璀﹀牨(b脿o)鍣�锛岄枏骞达紝NVSRAM锛屾柟娉㈣几鍑�锛岀洠(ji膩n)瑕栬▓(j矛)鏅�(sh铆)鍣紝Y2K
瀛樺劜(ch菙)瀹归噺锛� 256B
鏅�(sh铆)闁撴牸寮忥細 HH:MM:SS锛�24 灏忔檪(sh铆)锛�
鏁�(sh霉)鎿�(j霉)鏍煎紡锛� YY-MM-DD-dd
鎺ュ彛锛� 骞惰伅(li谩n)
闆绘簮闆诲锛� 3 V ~ 3.6 V
闆诲 - 闆绘簮锛岄浕姹狅細 2.5 V ~ 3.7 V
宸ヤ綔婧害锛� 0°C ~ 70°C
瀹夎椤�(l猫i)鍨嬶細 閫氬瓟
灏佽/澶栨锛� 28-DIP 妯″锛�0.600"锛�15.24mm锛�
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 28-EDIP
鍖呰锛� 绠′欢
鐢�(ch菐n)鍝佺洰閷勯爜(y猫)闈細 1434 (CN2011-ZH PDF)
DS1501/DS1511 Y2KC Watchdog Real-Time Clocks
17 of 22
device is powered by either VCC, VBAT, or VBAUX. If either watchdog register is nonzero, a timeout sets the WDF bit
to 1, regardless of the state of the watchdog enable (WDE) bit, to serve as an indication to the processor that a
watchdog timeout has occurred. The watchdog timer operates in two modes, repetitive and single-shot.
If WDE is 1 and the watchdog steering bit (WDS) is 0, the watchdog is in repetitive mode. When the watchdog
times out, both WDF and IRQF are set. IRQ goes active and IRQF goes to 1. The watchdog timer is reloaded when
the processor performs a write of the watchdog registers and the timeout period restarts. Reading control A register
clears IRQF .
If WDE and WDS are 1, the watchdog is in single-shot mode. When the watchdog times out, RST goes active for a
period of 40ms to 200ms. When RST goes inactive, WDE resets to 0. Writing a value of 00h to both watchdog
registers disables the watchdog timer. The watchdog function is automatically disabled upon power-up by the
power-on reset setting WDE = 0 and WDS = 0. The watchdog registers are not initialized at power-up and should
be initialized by the user.
Note: The TE bit must be used to disable transfers when writing to the watchdog registers.
The following summarizes the configurations in which the watchdog can be used:
WDE = 0 and WDS = 0: WDF is set.
WDE = 0 and WDS = 1: WDF is set.
WDE = 1 and WDS = 0: WDF and IRQF are set, and the IRQ pin is pulled low.
WDE = 1 and WDS = 1: WDF is set, the RST pin pulses low, and WDE resets to 0.
WAKEUP/KICKSTART
The DS1501/DS1511 incorporate a wakeup feature, which powers on at a predetermined day/date and time by
activating the PWR output pin. Additionally, the kickstart feature allows the system to be powered up in response to
a low-going transition on the KS pin, without operating voltage applied to the VCC pin. As a result, system power
can be applied upon such events as key closure or a modem-ring-detect signal. To use either the wakeup or the
kickstart features, the DS1501/DS1511 must have an auxiliary battery connected to the VBAUX pin, and the oscillator
must be running.
The wakeup feature is controlled through the time-of-day/date power-enable bit (TPE). Setting TPE to 1 enables
the wakeup feature. Transfers (TE) must be enabled for a wake up event to occur. Writing TPE to 0 disables the
wakeup feature. The kickstart feature is always enabled as long as VBAUX is present.
If the wakeup feature is enabled, while the system is powered down (no VCC voltage), the clock/calendar monitors
the current day or date for a match condition with day/date alarm register (0Bh). With the day/date alarm register,
the hours, minutes, and seconds alarm bytes in the clock/calendar register map (02h, 01h, and 00h) are also
monitored. As a result, a wakeup occurs at the day or date and time specified by the day/date, hours, minutes, and
seconds alarm register values. This additional alarm occurs regardless of the programming of the TIE bit. When the
match condition occurs, the PWR pin is automatically driven low. This output can turn on the main system power
supply that provides VCC voltage to the DS1501/DS1511, as well as the other major components in the system.
Also at this time, the time-of-day/date alarm flag is set (TDF), indicating a wakeup condition has occurred.
If VBAUX is present, while VCC is low, the KS input pin is monitored for a low-going transition of minimum pulse width
tKSPW. When such a transition is detected, the PWR line is pulled low, as it is for a wakeup condition. Also at this
time, KSF is set, indicating that a kickstart condition has occurred. The KS input pin is always enabled and must
not be allowed to float.
The timing associated with the wakeup and kickstarting sequences is illustrated in Figure 7. These functions are
divided into five intervals, labeled 1 to 5 on the diagram.
The occurrence of either a kickstart or wakeup condition causes the PWR pin to be driven low, as described above.
During Interval 1, if the supply voltage on the VCC pin rises above VSO before the power-on timeout period (tPOTO)
expires, then PWR remains at the active-low level. If VCC does not rise above the VSO in this time, then the PWR
output pin is turned off and returns to its high-impedance level. In this event, the IRQ pin also remains three-stated.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
VE-J4J-MZ CONVERTER MOD DC/DC 36V 25W
MS27473P18F35SB CONN PLUG 66POS STRAIGHT W/SCKT
MS27474E18A11PA CONN RCPT 11POS JAM NUT W/PINS
MS3452L18-19S CONN RCPT 10POS BOX MNT W/SCKT
VE-J41-MZ CONVERTER MOD DC/DC 12V 25W
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
DS1511W+ 鍔熻兘鎻忚堪:瀵�(sh铆)鏅�(sh铆)鏅�(sh铆)閻� Y2K-Compliant Watchdog RoHS:鍚� 鍒堕€犲晢:Microchip Technology 鍔熻兘:Clock, Calendar. Alarm RTC 绺界窔鎺ュ彛:I2C 鏃ユ湡鏍煎紡:DW:DM:M:Y 鏅�(sh铆)闁撴牸寮�:HH:MM:SS RTC 瀛樺劜(ch菙)瀹归噺:64 B 闆绘簮闆诲-鏈€澶�:5.5 V 闆绘簮闆诲-鏈€灏�:1.8 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�: 瀹夎棰�(f膿ng)鏍�:Through Hole 灏佽 / 绠遍珨:PDIP-8 灏佽:Tube
DS1511Y 鍔熻兘鎻忚堪:瀵�(sh铆)鏅�(sh铆)鏅�(sh铆)閻� RoHS:鍚� 鍒堕€犲晢:Microchip Technology 鍔熻兘:Clock, Calendar. Alarm RTC 绺界窔鎺ュ彛:I2C 鏃ユ湡鏍煎紡:DW:DM:M:Y 鏅�(sh铆)闁撴牸寮�:HH:MM:SS RTC 瀛樺劜(ch菙)瀹归噺:64 B 闆绘簮闆诲-鏈€澶�:5.5 V 闆绘簮闆诲-鏈€灏�:1.8 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�: 瀹夎棰�(f膿ng)鏍�:Through Hole 灏佽 / 绠遍珨:PDIP-8 灏佽:Tube
DS1511Y+ 鍔熻兘鎻忚堪:瀵�(sh铆)鏅�(sh铆)鏅�(sh铆)閻� Y2K-Compliant Watchdog RoHS:鍚� 鍒堕€犲晢:Microchip Technology 鍔熻兘:Clock, Calendar. Alarm RTC 绺界窔鎺ュ彛:I2C 鏃ユ湡鏍煎紡:DW:DM:M:Y 鏅�(sh铆)闁撴牸寮�:HH:MM:SS RTC 瀛樺劜(ch菙)瀹归噺:64 B 闆绘簮闆诲-鏈€澶�:5.5 V 闆绘簮闆诲-鏈€灏�:1.8 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�: 瀹夎棰�(f膿ng)鏍�:Through Hole 灏佽 / 绠遍珨:PDIP-8 灏佽:Tube
DS1514FR000 鍒堕€犲晢:Thomas & Betts 鍔熻兘鎻忚堪:100A,REC,4P5W,MG,514,3PY600V,SC
DS1514MP000 鍒堕€犲晢:Thomas & Betts 鍔熻兘鎻忚堪:100A,PLG,4P5W,MG,514,3PY347V.SC