參數(shù)資料
型號(hào)： DS1350YP-70-IND
英文描述： Isolation Transformer Receive
中文描述： 4096k非易失SRAM與電池監(jiān)視器
文件頁(yè)數(shù)： 8/12頁(yè)
文件大?。?/td> 228K
代理商： DS1350YP-70-IND
DS1350Y/AB
8 of 12
POWER-DOWN/POWER-UP TIMING
(t
A
: See Note 10)
PARAMETER
SYMBOL
V
CC
Fail Detect to
CE
and
WE
Inactive
t
PD
V
CC
slew from V
TP
to 0V
t
F
V
CC
Fail Detect to
RST
Active
t
RPD
V
CC
slew from 0V to V
TP
t
R
V
CC
Valid to
CE
and
WE
Inactive
t
PU
V
CC
Valid to End of Write Protection
t
REC
V
CC
Valid to
RST
Inactive
t
RPU
V
CC
Valid to
BW
Valid
t
BPU
MIN
TYP
MAX
1.5
UNITS
μ
s
μ
s
μ
s
μ
s
ms
ms
ms
s
NOTES
11
150
15
14
150
2
125
350
1
150
200
14
14
BATTERY WARNING TIMING
(t
A
: See Note 10)
PARAMETER
SYMBOL
Battery Test Cycle
t
BTC
Battery Test Pulse Width
t
BTPW
Battery Test to
BW
Active
t
BW
MIN
TYP
24
MAX
UNITS
hr
s
s
NOTES
1
1
(t
A
=25
°
C)
PARAMETER
SYMBOL
Expected Data Retention Time
t
DR
MIN
10
TYP
MAX
UNITS
years
NOTES
9
WARNING:
Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery
backup mode.
NOTES:
1.
WE
is high for a Read Cycle.
2.
OE
= V
IH
or V
IL
. If
OE
= V
IH
during write cycle, the output buffers remain in a high-impedance state.
3.
t
WP
is specified as the logical AND of
CE
and
WE
. t
WP
is measured from the latter of
CE
or
WE
going low to the earlier of
CE
or
WE
going high.
4.
t
DS
are measured from the earlier of
CE
or
WE
going high.
5.
These parameters are sampled with a 5 pF load and are not 100% tested.
6.
If the
CE
low transition occurs simultaneously with or latter than the
WE
low transition, the output
buffers remain in a high-impedance state during this period.
7.
If the
CE
high transition occurs prior to or simultaneously with the
WE
high transition, the output
buffers remain in high-impedance state during this period.
8.
If
WE
is low or the
WE
low transition occurs prior to or simultaneously with the
CE
low transition,
the output buffers remain in a high-impedance state during this period.
相關(guān)PDF資料
PDF描述
DS1350AB-70 4096k Nonvolatile SRAM with Battery Monitor
DS1350Y 4096k Nonvolatile SRAM with Battery Monitor
DS1350BL-100-IND NVRAM (Battery Based)
DS1350BL-70 NVRAM (Battery Based)
DS1350BL-70-IND NVRAM (Battery Based)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS1350YP-70IND+ 功能描述:NVRAM 4096K NV SRAM w/Battery Monitor RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)總線寬度:8 bit 存儲(chǔ)容量:1024 Kbit 組織:128 K x 8 接口類型:Parallel 訪問(wèn)時(shí)間:70 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 工作電流:85 mA 最大工作溫度:+ 70 C 最小工作溫度:0 C 封裝 / 箱體:EDIP 封裝:Tube
DS1350YP-C01 功能描述:NVRAM RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)總線寬度:8 bit 存儲(chǔ)容量:1024 Kbit 組織:128 K x 8 接口類型:Parallel 訪問(wèn)時(shí)間:70 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 工作電流:85 mA 最大工作溫度:+ 70 C 最小工作溫度:0 C 封裝 / 箱體:EDIP 封裝:Tube
DS1351 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Shielded Drum Core Inductors
DS1351-100M 功能描述:INDUCTOR 10UH 2A 20% 1351 RoHS:否 類別:電感器，線圈，扼流圈 >> 固定式 系列:DS1351 標(biāo)準(zhǔn)包裝:500 系列:1331 電感:1.2µH 電流:247mA 電流 - 飽和:247mA 電流 - 溫升:- 類型:鐵芯體 容差:±10% 屏蔽:屏蔽 DC 電阻(DCR):最大 730 毫歐 Q因子@頻率:40 @ 7.9MHz 頻率 - 自諧振:130MHz 材料 - 芯體:鐵 封裝/外殼:0.312" L x 0.115" W x 0.135" H（7.94mm x 2.92mm x 3.43mm） 安裝類型:表面貼裝 包裝:帶卷 (TR) 工作溫度:-55°C ~ 105°C 頻率 - 測(cè)試:7.9MHz
DS1351-101M 功能描述:INDUCTOR 100UH 20% SMD 1351 RoHS:否 類別:電感器，線圈，扼流圈 >> 固定式 系列:DS1351 標(biāo)準(zhǔn)包裝:500 系列:1331 電感:1.2µH 電流:247mA 電流 - 飽和:247mA 電流 - 溫升:- 類型:鐵芯體 容差:±10% 屏蔽:屏蔽 DC 電阻(DCR):最大 730 毫歐 Q因子@頻率:40 @ 7.9MHz 頻率 - 自諧振:130MHz 材料 - 芯體:鐵 封裝/外殼:0.312" L x 0.115" W x 0.135" H（7.94mm x 2.92mm x 3.43mm） 安裝類型:表面貼裝 包裝:帶卷 (TR) 工作溫度:-55°C ~ 105°C 頻率 - 測(cè)試:7.9MHz
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*