- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗1993 > DS1307N (Maxim Integrated Products)IC RTC SERIAL 512K IND 8-DIP PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | DS1307N |
| 寤犲晢锛� | Maxim Integrated Products |
| 鏂囦欢闋佹暩(sh霉)锛� | 8/14闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC RTC SERIAL 512K IND 8-DIP |
| 鐢�(ch菐n)鍝佸煿瑷撴ā濉婏細 | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 妯欐簴鍖呰锛� | 50 |
| 椤炲瀷锛� | 鏅傞悩/鏃ユ |
| 鐗归粸锛� | 闁忓勾锛孨VSRAM锛屾柟娉㈣几鍑� |
| 瀛樺劜瀹归噺锛� | 56B |
| 鏅傞枔鏍煎紡锛� | HH:MM:SS锛�12/24 灏忔檪锛� |
| 鏁�(sh霉)鎿�(j霉)鏍煎紡锛� | YY-MM-DD-dd |
| 鎺ュ彛锛� | I²C锛�2 绶氫覆鍙� |
| 闆绘簮闆诲锛� | 4.5 V ~ 5.5 V |
| 闆诲 - 闆绘簮锛岄浕姹狅細 | 2 V ~ 3.5 V |
| 宸ヤ綔婧害锛� | -40°C ~ 85°C |
| 瀹夎椤炲瀷锛� | 閫氬瓟 |
| 灏佽/澶栨锛� | 8-DIP锛�0.300"锛�7.62mm锛� |
| 渚涙噳鍟嗚ō鍌欏皝瑁濓細 | 8-PDIP |
| 鍖呰锛� | 绠′欢 |
DS1307 64 x 8, Serial, I2C Real-Time Clock
3 of 14
AC ELECTRICAL CHARACTERISTICS
(VCC = 4.5V to 5.5V; TA = 0掳C to +70掳C, TA = -40掳C to +85掳C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
SCL Clock Frequency
fSCL
0
100
kHz
Bus Free Time Between a STOP and
START Condition
tBUF
4.7
s
Hold Time (Repeated) START
Condition
tHD:STA
(Note 4)
4.0
s
LOW Period of SCL Clock
tLOW
4.7
s
HIGH Period of SCL Clock
tHIGH
4.0
s
Setup Time for a Repeated START
Condition
tSU:STA
4.7
s
Data Hold Time
tHD:DAT
0
s
Data Setup Time
tSU:DAT
(Notes 5, 6)
250
ns
Rise Time of Both SDA and SCL
Signals
tR
1000
ns
Fall Time of Both SDA and SCL
Signals
tF
300
ns
Setup Time for STOP Condition
tSU:STO
4.7
s
CAPACITANCE
(TA = +25掳C)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Pin Capacitance (SDA, SCL)
CI/O
10
pF
Capacitance Load for Each Bus
Line
CB
(Note 7)
400
pF
Note 1:
All voltages are referenced to ground.
Note 2:
Limits at -40掳C are guaranteed by design and are not production tested.
Note 3:
ICCS specified with VCC = 5.0V and SDA, SCL = 5.0V.
Note 4:
After this period, the first clock pulse is generated.
Note 5:
A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the VIH(MIN) of the SCL
signal) to bridge the undefined region of the falling edge of SCL.
Note 6:
The maximum tHD:DAT only has to be met if the device does not stretch the LOW period (tLOW) of the SCL signal.
Note 7:
CB鈥攖otal capacitance of one bus line in pF.
鐩搁棞PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| DS1308U-3+ | IC RTC 56BYTE NVRAM I2C 8UMAX |
| DS1315EN-5/T&R | IC TIME CHIP PHANTOM 20-TSSOP |
| DS1318E+ | IC COUNTER ELAPSED TIME 24-TSSOP |
| DS1337S+C01 | IC RTC SERIAL 2WIRE LP 8-SOIC |
| DS1338C-33#T&R | IC RTC 56BYTE NV SRAM 16SOIC |
鐩搁棞浠ｇ悊鍟�/鎶€琛撳弮鏁�(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| DS1307N+ | 鍔熻兘鎻忚堪:瀵︽檪鏅傞悩 64x8 Serial I2C RTC RoHS:鍚� 鍒堕€犲晢:Microchip Technology 鍔熻兘:Clock, Calendar. Alarm RTC 绺界窔鎺ュ彛:I2C 鏃ユ湡鏍煎紡:DW:DM:M:Y 鏅傞枔鏍煎紡:HH:MM:SS RTC 瀛樺劜瀹归噺:64 B 闆绘簮闆诲-鏈€澶�:5.5 V 闆绘簮闆诲-鏈€灏�:1.8 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�: 瀹夎棰ㄦ牸:Through Hole 灏佽 / 绠遍珨:PDIP-8 灏佽:Tube |
| DS1307Z | 鍔熻兘鎻忚堪:瀵︽檪鏅傞悩 64x8 Serial I2C RTC RoHS:鍚� 鍒堕€犲晢:Microchip Technology 鍔熻兘:Clock, Calendar. Alarm RTC 绺界窔鎺ュ彛:I2C 鏃ユ湡鏍煎紡:DW:DM:M:Y 鏅傞枔鏍煎紡:HH:MM:SS RTC 瀛樺劜瀹归噺:64 B 闆绘簮闆诲-鏈€澶�:5.5 V 闆绘簮闆诲-鏈€灏�:1.8 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�: 瀹夎棰ㄦ牸:Through Hole 灏佽 / 绠遍珨:PDIP-8 灏佽:Tube |
| DS1307Z/T&R | 鍒堕€犲晢:Maxim Integrated Products 鍔熻兘鎻忚堪:SERIAL TIME CHIP 8PIN SOIC, T&R - Tape and Reel 鍒堕€犲晢:Maxim Integrated Products 鍔熻兘鎻忚堪:Maxim Integrated DS1307Z/T&R Real Time Clocks (RTC) 鍒堕€犲晢:Maxim Integrated Products 鍔熻兘鎻忚堪:IC RTC SERIAL 512K 8-SOIC 鍒堕€犲晢:Maxim Integrated Products 鍔熻兘鎻忚堪:Real Time Clock 64x8 Serial I2C RTC |
| DS1307Z/T&R | 鍔熻兘鎻忚堪:瀵︽檪鏅傞悩 64x8 Serial I2C RTC RoHS:鍚� 鍒堕€犲晢:Microchip Technology 鍔熻兘:Clock, Calendar. Alarm RTC 绺界窔鎺ュ彛:I2C 鏃ユ湡鏍煎紡:DW:DM:M:Y 鏅傞枔鏍煎紡:HH:MM:SS RTC 瀛樺劜瀹归噺:64 B 闆绘簮闆诲-鏈€澶�:5.5 V 闆绘簮闆诲-鏈€灏�:1.8 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�: 瀹夎棰ㄦ牸:Through Hole 灏佽 / 绠遍珨:PDIP-8 灏佽:Tube |
| DS1307Z/T&R/C03 | 鍔熻兘鎻忚堪:瀵︽檪鏅傞悩 RoHS:鍚� 鍒堕€犲晢:Microchip Technology 鍔熻兘:Clock, Calendar. Alarm RTC 绺界窔鎺ュ彛:I2C 鏃ユ湡鏍煎紡:DW:DM:M:Y 鏅傞枔鏍煎紡:HH:MM:SS RTC 瀛樺劜瀹归噺:64 B 闆绘簮闆诲-鏈€澶�:5.5 V 闆绘簮闆诲-鏈€灏�:1.8 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�: 瀹夎棰ㄦ牸:Through Hole 灏佽 / 绠遍珨:PDIP-8 灏佽:Tube |
鐧�(f膩)甯冪穵鎬ラ噰璩硷紝3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京銆�
