- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1993 > DS1110LE-125+ (Maxim Integrated Products)IC DELAY LINE 10TAP 14-TSSOP PDF資料下載
參數(shù)資料
| 型號： | DS1110LE-125+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 5/7頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DELAY LINE 10TAP 14-TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 96 |
| 標(biāo)片/步級數(shù)： | 10 |
| 功能： | 不可編程 |
| 延遲到第一抽頭： | 12.5ns |
| 接頭增量： | 12.5ns |
| 可用的總延遲： | 125ns |
| 獨(dú)立延遲數(shù)： | 1 |
| 電源電壓： | 2.7 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-TSSOP |
| 包裝： | 管件 |
Detailed Description
The DS1110L 10-tap delay line is a 3V version of
the DS1110. It has 10 equally spaced taps providing
delays from 10ns to 500ns. The device is offered in a
standard 14-pin TSSOP. The DS1110L series delay lines
provide a nominal accuracy of ±5% or ±2ns, whichever is
greater, at 3.3V and +25°C. The DS1110L is character-
ized to operate from 2.7V to 3.6V. The DS1110L repro-
duces the input-logic state at the tap 10 output after a
fixed delay as specified by the dash-number suffix of the
part number (Table 1). The DS1110L produces both lead-
ing- and trailing-edge delays with equal precision. Each
tap is capable of driving up to 10 74LS-type loads. Dallas
Semiconductor can customize standard products to meet
specific needs. Figure 1 is the DS1110_L logic diagram
and Figure 2 shows the timing diagram for the silicon
delay line.
DS1110L
3V 10-Tap Silicon Delay Line
_____________________________________________________________________
5
10%
IN
TAP1
TAP2
TAP9
TAP10
10%
Figure 1. Logic Diagram
PART
TOTAL DELAY (ns)
DELAY/TAP (ns)
DS1110LE-100
100
10
DS1110LE-125
125
12.5
DS1110LE-150
150
15
DS1110LE-175
175
17.5
DS1110LE-200
200
20
DS1110LE-250
250
25
DS1110LE-300
300
30
DS1110LE-350
350
35
DS1110LE-400
400
40
DS1110LE-450
450
45
DS1110LE-500
500
50
Table 1. Part Number by Delay (tPHL, tPLH)
VIL
IN
OUT
0.6V
VIH
tRISE
2.4V
1.5V
0.6V
2.4V
PERIOD
tWI
tPLH
tFALL
tWI
Figure 2. Timing Diagram: Silicon Delay Line
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1110S-80+ | IC DELAY LINE 10TAP 16-SOIC |
| DS1123LE-100+ | IC DELAY LINE 256TAP 16-TSSOP |
| DS1124U-25+T | IC DELAY LINE 256TAP 10-USOP |
| DS1135LU-300/T&R | IC DELAY LINE 300NS 8-USOP |
| DS1135Z-12/T&R | IC DELAY LINE 12NS 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1110LE-125+ | 功能描述:延遲線/計(jì)時(shí)元素 3V 10-Tap Silicon Delay Line RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| DS1110LE-150 | 功能描述:延遲線/計(jì)時(shí)元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| DS1110LE-150+ | 功能描述:延遲線/計(jì)時(shí)元素 3V 10-Tap Silicon Delay Line RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| DS1110LE-175 | 功能描述:延遲線/計(jì)時(shí)元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| DS1110LE-175+ | 功能描述:延遲線/計(jì)時(shí)元素 3V 10-Tap Silicon Delay Line RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。